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Abstract 
The analog-to-digital converter (ADC) is a key building block of today's high-volume 
systems-on-a-chip (SoCs). Built-in-self-test (BIST) is the most promising solution to testing 
deeply-embedded ADCs. Cost-effective stimulus source with on-chip integratability has been 
viewed as the bottleneck of ADC BIST, and consequentially the bottleneck of SoC BIST and 
BIST-based self-calibration. The deterministic dynamic element matching (DDEM) 
technique has been proposed as a solution to this problem. 
In this work, rigorous theoretical analysis is presented to show the performance of a DDEM 
digital-to-analog converter (DAC) as an ADC linearity test stimulus source. Guided by the 
insight obtained this analysis, a systematic approach for cost-effective DDEM DAC design is 
proposed. Two generations of DDEM DACs have been designed, fabricated, and measured. 
12-bit equivalent linearity was achieved from the first DDEM DAC with 8-bit apparent 
resolution and less than 5-bit raw linearity after systematic error compensation. The achieved 
12-bit linearity outperforms any on-chip stimulus source in literature. Based on the first 
design, a new DDEM DAC with 12-bit apparent resolution, 10-bit raw linearity, and 9-bit 
DDEM switching was designed with improved design technique. This DAC was fabricated 
in standard 0.5-pm CMOS technology with a core die area of 2 mm2. Clear ramp signals 
could be observed on an oscilloscope when the DDEM DAC was clocked at 100 MHz even 
though there were no instruments available that could capture the generated signal at such a 
high speed with sufficient resolution. Laboratory testing results confirmed that the new 
DDEM DAC achieved at least a 16-bit equivalent linearity; this was limited by the available 
instrumentation, which has 18-bit linearity. It outperforms any previously reported on-chip 
ix 
stimulus source in terms of ADC BIST performance by 5 bits. The robust performance, low 
cost, and short design cycle for on-chip implementation make DDEM an enabling technology 
for SoC BIST and self-calibration. 
Two new approaches based on DDEM are developed to further boost the die area efficiency, 
improving the basic DDEM approach. The first is termed segmented DDEM, and the second 
is dither-incorporated DDEM (DiDDEM). It has been shown through mathematical analysis 
and simulation that these can maintain the performance of the basic DDEM approach while 
greatly reducing the implementation cost. 
1 
Chapter 1 Introduction 
1.1 ADC Test Challenge 
System-on-a-chip (SoC) is one of the major trends in state-of-the-art semiconductor 
technology. In SoCs, multiple building components, such as microprocessors, embedded 
memory, radio frequency (RF) circuitry, and analog and mixed-signal (AMS) blocks, are 
integrated on a single chip into high-complexity, high-performance, and high-value products. 
Challenges are introduced by large-scale system integration on a single, tiny chip. One of the 
most daunting SoC challenges is development of SoC test methodology, with needs 
including test reusability and analog/digital built-in-self-test (BIST). [1] 
Among those AMS circuits, analog-to-digital converter (ADC) is identified as the most 
prominent and widely used mixed-signal circuit in today's integrated mixed-signal circuit 
design. [1] With the development of SoCs, most of today's ADCs are deeply embedded in 
large system designs. In these high-volume SoC applications, ADC, together with the digital-
to-analog converter (DAC), plays a significant role as the interface between the analog or 
physical world and the digital logic world. From the viewpoint of test, testing other AMS 
blocks requires ADCs that are already accurately characterized. Hence, the solution to testing 
embedded ADCs will also provide the key to SoC BIST. 
Due to increasing resolution and conversion rates, the challenge of testing ADCs is also 
continuously growing. Extra difficulty is added when testing deeply-embedded ADCs in 
SoCs other than stand-alone ADCs. Test techniques that overcome those challenges while 
maintaining the test cost at an affordable level will have a significant impact in the final 
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product costs. [2] Specifically, for embedded ADCs, BIST is the most promising solution in 
terms of test performance and cost. For stand-alone ADCs, BIST is also an excellent option. 
More significantly, self-calibration based on BIST can lead to post-fabrication performance 
improvement. 
The ubiquitous belief in IC test community is that to test ADCs, stimulus accuracy must be at 
least 10 times or 3 bits better than that of ADCs under test. However, even in production test 
environments, such high-accuracy stimulus source is not easy to obtain when the device 
under test (DUT) resolution goes high (i.e., 14 bits or more). In BIST environments, an 
affordable, sufficiently high-accuracy stimulus source that meets this rule is extremely 
difficult to implement on chip. For instance, the best published on-chip linear ramp generator 
[4] is only 11-bit linear, which can only be used to test 9-bit ADCs if the test error is 
expected to at the VA least-significant-bit (USB) level. The test stimulus source accuracy has 
been the ADC test bottleneck, especially BIST, and, consequently, the bottleneck of SoC 
BIST. Test technology to solve this problem will be the enabling technology for SoC BIST. 
The possible solutions to this challenge can include two major types of technologies. One is 
the post signal processing method that uses low-accuracy, low-linearity, and low-cost signals 
as the test stimulus source, and the other applies pre-processing on those low-cost stimulus 
sources to make their effective accuracy meet the test requirements. The technologies 
proposed in [5, 6] are representative of the first type in which the linearity requirements on 
test stimulus sources are relaxed by orders of magnitudes through the use of multiple 
correlated inputs and appropriate digital signal processing (DSP) techniques to accurately 
characterize the DUT. In this work, alternative approaches that follow the philosophy of the 
second type of technology are proposed and studied. The kernel technique is termed 
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Deterministic Dynamic Element Matching (DDEM), which was first introduced by Beatriz 
Olleta et. al. from our research group in 2003. [7] Collaboration research work since that has 
both theoretically and experimentally demonstrated that this DDEM method can be applied 
on low-resolution/low-linearity DACs to generate a set of voltage samples that can be used to 
test high-resolution ADCs affordably under BIST environments. [8-12] Although the BIST 
environment is targeted originally, the DDEM approach will also have remarkable impact on 
ADC production test when adequately high-performance stimulus sources are not available 
using traditional approaches to handle DUTs with resolution beyond 14-bits. 
Before the DDEM method is explained, key issues in ADC test will be reviewed. 
1.2 On-chip Stimulus Source for ADC BIST 
The most important performance parameters for an ADC include static, such as integral 
nonlinearity (INL) and differential nonlinearity (DNL), and dynamic, such as spurious-free 
dynamic range (SFDR) and signal-to-noise and distortion ratio (SINAD). [3] In this work, we 
focus on ADC static linearity test. 
An ADC's static linearity is completely characterized by the relative spacing of its transition 
voltages. [2, 3] For an n-bit ADC, we denoted Tk as the transition voltage from the (k-l) th  
code, Ck-i, to the klh code, Ck. Then code width Wk for Ck can be defined as Tk+!-Tk. The DNL 
at code Ck can be defined as the difference between the actual Wk and the average code width 
Wo. The average code width is also known as the LSB step. The INL at Ck is defined as the 
difference between the actual transition voltage, Tk, and the ideal position for Tk. Equations 
(1.1) and (1.2) give the formulas to calculate the DNL[&] and INL[&] from the ADC 
transition voltage sequence. The INL[&] curve can be obtained by integrating the DNL[fc] 
curve, and the DNL[fc] curve can be calculated by differentiating the INL[&] curve. The 
overall INL and DNL are the maximum absolute values of INL[Z:] and DNL [A], respectively. 
DNUk] = Tk+1 ~Tk 
(TN_ J — )/(CJV_1 -C,) 
•1 (1.1) 
INL[k] = Ck- ^-^r(CK-,-C,)+C, 
/N-l A 
(1.2) 
INL 3 
Tn-2 Tn-1 1 
Averaged—^ 
code width ' 
-DNL[2] 
Figure 1.1 ADC fit line and DNL[&] and INL[/c] 
Since the INL[&] and DNL[^] curves can be easily calculated from each other, we will focus 
on the INL[£] curve characterization only. 
The histogram-based test is widely used to test the ADC INL[Z:] curve. In [3], the linear ramp 
histogram and sinusoidal wave histogram tests are recommended. From these two types of 
histogram-based tests, the linear-ramp-based test is more efficient to implement and more 
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commonly adopted. The main challenge in a linear-ramp-based ADC test is generating high-
accuracy linear ramp signal itself. In the BIST environment, this problem becomes more 
stringent due to the limited availability of high-performance stimulus sources. On the other 
hand, the sine-wave histogram test is not suitable for the BIST environment, because to 
provide high-purity sine-waves requires large die area overhead, [4] which conflicts with the 
die area constraints on SoCs. In this work, we seek stimulus sources for the linear ramp 
histogram test only. 
The ways to generate linear ramps can traditionally be divided into two types. One uses high-
performance DACs as the signal generators and the other, continuous-time analog linear 
ramp generators. Since the best available DACs usually have higher resolutions than 
contemporary ADCs, it will be adequate in terms of test performance to use high-
performance DACs as ADC test stimulus sources. For example, the 16-bit, 400M sample-
per-second DAC with 15-bit effective number of bits (ENOB), reported by W. Schofield et. 
al. in 2003 [13], will be adequate to test 12-bit ADCs, with the test error bounded by VA LSB. 
However, in the BIST environments, such high-performance DACs cannot be adopted due to 
high costs resulting from the large die area and long design cycle. As a contrast, it is more 
practical to use continuous-time analog ramp generators in BIST environments because of 
merits such as simple circuit structure and small circuit size. 
Many research groups have investigated the ramp generator issue, and many linear ramp 
generator structures have been proposed and published. However, the structures published 
since the 1990s either lacked the experimental demonstration or the results did not show 
adequate accuracy to test high-resolution ADCs. [4, 14-17] As stated previously, the best 
linear ramp generator, reported was by B. Provost et. al. [4] and it is only 11-bit linear and 
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can only be used to test 9-bit ADCs with test errors bounded by 'A LSB. To implement a 
time-continuous linear ramp generator on-chip with constrained die size has been 
demonstrated to be a difficult task indeed, and so far, there is not any effective way to build a 
linear ramp generator in the BIST environments for > 12-bit ADCs test. 
It is necessary to find out what is really required to perform the ramp histogram test. By 
examining carefully the ramp histogram test, it can be shown that what is really needed is not 
the actual linearity of the ramp signal itself but rather the uniform spacing of the collective 
set of voltage samples presented to the ADC under test. If multiple ramp-up and ramp-downs 
are to be used in testing an ADC, the linearity of individual ramps with respect to time in the 
test signals is actually unnecessary for this test. To achieve uniform spacing in the aggregate 
set of voltage samples without caring for the time-local signal linearity is drastically easier 
than achieving a high-accuracy linear ramp. This insight is the key to the DDEM approach 
proposed in this work, and the uniform output spacing will be the target for our stimulus 
sources presented in the following chapters. 
It will be helpful to find the criterion for the stimulus sources designated for the ramp 
histogram ADC test. It is clear that with stimulus voltage samples that have ideal uniform 
spacing, the histogram bin height H[k] for ADC output code k will be proportional to W*. 
Under the ideal case, we can use H[k] to characterize Wk. Assume the stimulus to the DUT 
(ADC) has a voltage range [Vsmin, Vsmax] and the ADC input voltage range is [Vmjn, Vmax]- The 
stimulus voltage range should cover the DAC input range. For an arbitrary voltage, Vt, let 
h(Vt) represent the number of stimulus voltage samples that falls into [Vsmin, V,]. It is clear 
that H[k] is determined by h(Tk) and h(Tk+1). The linearity of h(Tk) with respect to Tk will 
determine how accurately we can characterize W*. Based on this analysis, we can evaluate 
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the ADC testing accuracy with a given stimulus by estimating the linearity of h(V t) with 
respect to V,. We define the error expression e(V,) as 
ety,) = h(V,)-h{V^)-C t-(V,-Vj) (1.3) 
in which Ch is the ideal value of (/i(V, )~h(Vnin ))/(V, - ). Equation (1.3) will be used as a 
criterion to evaluate the approaches proposed in this work. 
In the following chapters, we will present the on-chip stimulus source to test high-resolution 
ADCs using the DDEM technique. In Chapter 2, the DDEM approach is described, followed 
by some preliminary simulation results. Chapter 3 gives some analysis to validate the DDEM 
approach by evaluating the "averaged" DAC. Optimization guided by this analysis will also 
be given in this chapter. A rigorous mathematical analysis on DDEM DAC is given in 
Chapter 4 by directly inspecting its output distribution, and a systematic approach for cost-
effective DDEM DAC design is subsequently presented based on this analysis. Two DDEM 
DAC designs, together with experimental results, are shown in Chapter 5. In Chapters 6 and 
7, two new techniques originated from DDEM will be proposed, respectively, with further 
improved performance/cost ratio for the high-resolution ADC test. 
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Chapter 2 Deterministic Dynamic Element Matching 
In this chapter, the Deterministic Dynamic Element Matching (DDEM) technique will be 
reviewed, and some simulation results will be given. Before doing so, it is necessary to look 
at the general Dynamic Element Matching (DEM) technique first. 
2.1 Dynamic Element Matching 
DACs are commonly used to generate stimulus signals for an AMS circuit test. The 
performance of most useful DAC architectures is dependant on matching properties of 
critical elements. For the current steering DAC structure, depicted in Figure 2.1, the output 
linearity is greatly dependent on the matching performance of current source elements. Due 
to process variation and other reasons, element matching errors are inevitable. Although 
special layout techniques, special processes, and/or laser trimming can be used to reduce 
matching errors, these methods lead to significant cost increases and are difficult to use for 
ADC BIST. 
iiCD 'z(D '"0 'sCD ^70 
_L 
/ S3 / s4 / s5 / s6 / s7 
I  9  < j >  I  9  9 / 9  9  I  9  9 / 9  
•Vo 
Rr 
Figure 2.1 A 3-bit current mode thermometer-coded DAC 
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DAC Output 
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Mean value 1 
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Input Code 111111111 time 
(a) Output for code 1 without DEM 
DAÇ Output 
xi 
(X,+X2)/2 
The average is just the mean value over time 
Mean value 
i i i i i i i ..i. 
Input Code 111111111 time 
(b) Output for code 1 with DEM 
Figure 2.2 Averaging effect of DEM 
The Dynamic Element Matching (DEM) technique [18, 19] accepts matching errors as 
inevitable and dynamically rearranges the interconnections of the mismatched elements so 
that on the average all element values are nearly equal. The averaging effect of DEM is 
shown in Figure 2.2, with a two-element DAC as the example. Assume the DAC has two 
elements, x\ and x2. In the ideal DAC case, all the DAC elements are equal to their mean 
value. When element mismatching exists, the DAC elements deviate from their mean value. 
In this case, assume that x\ is 1% more than the mean value (x]+x2)/2 and that xj is 1% less 
than the mean value. Without the DEM technique, when the input code is 1, xi is always 
chosen and the output is always 1% larger than the ideal value (x\+x2)!2. However, with the 
DDEM technique, x\ and x2 are chosen alternatively when the input code is 1 and the 
averaged output value over time for input code 1 is exactly the ideal value (XI+X2)/2. 
Although various switching sequences for different DEM approaches exist, all of them take 
advantage of the averaging effect to enhance the DAC overall output linearity. 
The DEM method was first introduced by Van De Plassche in 1976 [18], and was used by H. 
T. Jensen and I. Galton [20, 21] to improve the effective specifications of DAC linearity 
performance. It has been demonstrated that DEM can be used to appreciably improve the 
S FDR performance of moderately low-linearity DACs [20] by spreading the errors in the 
DAC over a wide spatial frequency spectrum. This behavior is a direct consequence of the 
averaging effect over time provided by DEM. 
Other researchers [22-27] have used DEM in Delta-Sigma Converters, and the high 
oversampling ratio inherent in these structures can either partially or totally remove the 
limitations associated with the time-local errors. B. H. Leung and S. Sutarja presented three 
different approaches to DEM [22]: conventional random averaging, clocked averaging, and 
individual level averaging. The DEM was applied on a 3-bit DAC in a Delta-Sigma ADC. 
R. T. Baird and T. S. Fiez [23] introduced and analyzed the Data Weighted Algorithm 
(DWA). Different modifications to the DWA are made [24-27] to improve its performance. 
Adams and his colleagues present a Data-Directed Scrambler for multi-bit noise shaping D/A 
converters. [27] An explanation of the DEM techniques is shown in Figure 2.3, with the 
DWA approach as an example. 
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© 
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DAC DAC 
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Figure 2.3 DWA DEM switching sequence 
The element switching/selecting sequence is the most significant part of different DEM 
algorithms. In the previous DEM algorithms shown in the literature, the element switching 
sequences are either random or nearly random. Most are input data dependent and are 
variants of the Data-Dependant First-use-Next-use (DDFN) algorithm. Many problems exists 
in these algorithms, such as the spectral spurious components generated by DEM, the large 
sampling window required, and the time-local non-stationarity. 
All of the above DEM algorithms are used in real-time signal paths, and none have been used 
for test purposes. When the DEM DACs are used as ADC static test stimulus sources, as 
shown in Figure 2.4, problems related to spectral performance or real-time performance no 
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longer matter. Instead, the output distribution is of the most significant interest, as stated in 
Chapter 1. It is clear that some problems should be resolved when the DEM DACs are used 
for the test purpose. First, the performance needs to be re-evaluated for testing. The 
averaging performance over time is no longer of any meaning in the ADC test; instead, the 
output distribution needs to be inspected. The second consideration is the implementation 
issue. It has been found to be too complicated to implement any random DEM control logic, 
even on a modest high-resolution DAC, as a large scrambler is required. [28] To apply the 
DEM DAC for the ADC BIST purpose, new DEM control logic that requires much less 
hardware to implement must be investigated. 
DEM 
Switching 
Control 
Low Accuracy 
Low Linearity 
DAC 
ADC Histogram 
Under Test Analysis 
ADC 
Performance 
Figure 2.4 DEM DAC for ADC test 
The DDEM algorithm was proposed as the solution. This algorithm overcomes the 
previously mentioned problems associated with random DEM algorithms while keeping the 
implementation cost adequately low for BIST. 
2.2 DDEM Description 
In this section, the Cyclic DDEM Switching Sequence for a current steering thermometer-
coded DAC is reviewed. It will be shown that the Cyclic DDEM Switching Sequence is very 
easy to implement and gives an excellent performance. 
The DDEM switching sequence will be applied to a current steering thermometer-coded 
DAC, as shown in Figure 2.1, in which a 3-bit current DAC is depicted. In this DAC 
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structure, for a digital input word "k", k switches need to be connected to the output node. 
The resistor Rc is chosen so that when all of the current sources are on, the voltage output is 
at the desired maximum. The DDEM approach controls the DAC switching with a certain 
pattern to generate stimulus voltage samples for the ADC test. It is evident that the switching 
sequence will determine the output distribution and, therefore, the test performance. 
A normal «-bit thermometer-coded DAC has 2"-l current source elements, as shown in 
Figure 2.1. In the DDEM DAC, one extra current source element has been added to the DAC 
in Figure 2.1 so that an n-bit DDEM DAC has a total of TV = 2" current sources. We use 
ij ( j = 1,..., N) to represent the/h current source element out of the total N elements. 
The conventional random DEM idea for generating an output voltage for a digital word "k" 
is to pick k switches randomly to be turned on each time an output corresponding to word k 
is desired. The DDEM method deterministically picks the k current sources to be switched 
on. Multiple outputs are generated for each digital word with different deterministically 
selected current sources. The number of outputs per DAC input code is denoted as p. p is 
also termed as the DDEM iteration number. An integer q is defined by the expression q = 
N/p. The iteration number p should be selected such that q is an integer. 
To show the switching sequence, the current sources are arranged conceptually and 
sequentially around a circle, as seen in Figure 2.5, to visualize a wrapping effect whereby the 
/Vth current source is adjacent to the first current source. The physical layout of the current 
sources does not need to have any geometric association with this cyclic visualization. 
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Figure 2.5 Cyclic DDEM switching of a 4-bit DAC 
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All the N current sources are divided into p groups, with each group starting from an index 
source from the sequence given by z'y, ii+q, ij+2q,~ii+(p-i)q- These index current sources are 
uniformly spaced around the circle. For each input code k,l < k < p, the DAC generates p 
output voltages. Each output voltage is obtained by switching on k current sources 
consecutively starting with one of the p index current sources. Thus, the cfh voltage sample 
(1 < d < p ) is obtained by switching on k current sources consecutively starting with ii+(d-i)q 
and continuing around the circle in the clock-wise direction. We term this the Cyclic DDEM 
Switching Sequence. The Cyclic DDEM Switching Sequence is not data-dependent and is 
completely deterministic. It can be shown that the logic needed to implement the Cyclic 
DDEM approach is quite simple, and a shift register can be used to drive the switches that 
select the current sources. An example of this Cyclic Switching Sequence is shown in Figure 
2.5, in which k = 5, n = 4, N = I6,p = 4, and q- 4. 
The DDEM approach takes advantage of the fact that for the INL test, the ADC needs to be 
tested from the static viewpoint, where the output of a DAC is used as the input to the ADC. 
The DAC's output for the same input digital word will be sent to the ADC p times using 
different deterministically chosen current sources. The ADC's outputs corresponding to all 
the p input samples are then stored for calculating the ADC INL later. In this way, the real­
time limitations are eliminated, and a stimulus signal containing a set of uniformly spaced 
voltage samples can be generated, as shown, and is verified in the following chapters. Some 
preliminary simulation results are given in the next section to show the performance of 
DDEM DAC as the ADC static test stimulus source. 
2.3 Simulation Results 
Numeric simulations were first carried out to verify the DDEM DAC performance as the 
ADC static linearity test stimulus source. In the simulation, current steering DACs with 
randomly generated current source values were adopted. These DAC current source elements 
have totally random mismatching errors only. They were controlled by the DDEM Cyclic 
Switching Sequence, and the generated voltages samples were sent to the ADCs under test. 
The INL of these simulated ADCs was then estimated with a standard histogram method. 
The DDEM DAC performance was evaluated by inspecting how accurately the ADCs INL 
were estimated. 
It will first be shown that ADC test capability of the DDEM DAC can far exceed the DAC 
resolution. In the first simulation example, we show how an 8-bit resolution DAC with 3 
LSB INL was used to test 12-bit and 11-bit ADCs, with DDEM iteration number p equal to 
256 (named the full-p test, since p is equal to the DAC current element number). The DAC 
has current source mismatching modeled by a Gaussian distribution, with a = 0.3, and is 
truncated at the 50% variation level. In the simulation, the DDEM approach is applied to the 
DAC, and the DAC's output serves as the test stimulus to simulated ADCs. We can calculate 
the true INL[&] of the simulated ADCs and compare the true INL[fc] curve to the estimated 
INL[fc] curve by using DDEM DAC as the test stimulus source. 
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Figure 2.6 INL[fc] of the original 8-bit DAC (simulated) 
The INL[&] plot of the original 8-bit DAC without DDEM is shown in Figure 2.6. In Figure 
2.7 (a) and (b), the ADC INL[fc] testing errors using the DDEM DAC with different p for 11-
bit and 12-bit ADCs are depicted, respectively. For the 11-bit ADC, the maximum INL[&] 
error was 0.65 LSB, with p-256 (32 samples per ADC code), while for the 12-bit ADC, the 
maximum INL[&] error was 1.52 LSB, with p-256 (16 samples per ADC code). It should be 
pointed out that if a simulated, ideal 8-bit DAC is used to test the 12-bit ADCs, the average 
maximum INL[&] error is up to 16.5 LSB. 
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Figure 2.7 ADC INL[fc] test error with varying p (simulated) 
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The following results show how a 12-bit DDEM DAC was simulated to test 14-bit ADCs. 
The current element-mismatching error amount is chosen so that the original DAC has INL 
of approximately 2 LSB, which means that the DAC ENOB is about 10 bits. Figure 2.8 
shows the INL[&] plot of the original 12-bit DAC, which is 2.1 LSB. Figure 2.9 shows the 
comparison between the true ADC INL[&] curve and the estimated INL[&] curve by using 
this DDEM DAC, with p-512. The maximum estimation error in ADC INL[&] is bounded by 
±0.15 ADC LSB. 
Origninal DAC INL[k] 
1 1 , , , , , , , 
500 1000 1500 2000 2500 3000 3500 4000 
Figure 2.8 INL[k] of the original 12-bit DAC (simulated) 
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Figure 2.9 ADC INL[k] test error using a 12-bit DDEM DAC (simulated) 
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To verify the robustness of the DDEM DAC performance in the case that a large amount of 
ADCs are under test, the simulated 12-bit DDEM DAC was used to test 100 14-bit ADCs. 
Figure 2.10 depicts the estimated ADC INL versus the true ADC INL. The ADC INL 
estimation error (estimated INL - true INL) varies from -0.0141 to 0.25 LSB. It is clear that 
the ADC INL is almost never underestimated, which helps avoid sending bad parts to the 
customer; this is critical for the actual test. 
In the following simulation, it will be shown how the DDEM algorithm outperforms the 
random DEM (RDEM). In Figure 2.11, we compare the performance of estimating the INL 
for 100 11-bit ADCs using a 10-bit DAC with RDEM and DDEM, respectively. In the 
comparison, the same 10-bit DAC with an INL of about 10 LSB was used, and p was chosen 
to be 128. From Figure 2.11, one important observation can be made that the DDEM method 
offers substantial improvements in testing performance over the RDEM approach for a given 
DEM iteration number. In the following chapters, it will also be shown that DDEM requires 
much less hardware for implementation than RDEM. 
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Chapter 3 Averaged DAC 
The performance of the DDEM DAC as the ADC static test stimulus source has been shown 
in Chapter 2 by simulation results. In this chapter, some preliminary analysis is presented to 
validate the DDEM performance analytically. Guided by this analysis, DDEM performance 
optimization will be given with the aid of numerical simulations. 
3.1 Averaged DAC 
The averaging effect is the most important feature of the existing DEM algorithms. It is 
natural to start the DDEM DAC performance evaluation from the averaging effect. However, 
the averaging effect over time is no longer important for test purposes. Instead, we will 
inspect the averaged DDEM DAC output for each DAC code by defining the "averaged" 
DAC and evaluating the linearity of the "averaged" DAC. 
Before doing so, it is necessary to define the DDEM DAC outputs. For the structure shown in 
Figure 2.5, an n-bit DDEM DAC has N = 2n current source elements, denoted 
as ij ( j = Suppose that the expected value of all current elements in this DAC is i0, 
which is unknown and may be different from wafer to wafer or from die to die. Due to 
random process variations, the actual value of each current source is given by: 
i j = i 0 ( l  +  £ j )  ( j  =  l ,...,N) (3.1) 
We assume that the variations follow a Gaussian distribution and that e j  i.i.d. ~ 7v(o,<r2 ) in 
which a2 is determined by the allocated area to each current element, layout strategies, and 
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process variations. This Gaussian assumption is reasonable and is frequently adopted in 
literature. 
For each input code k, the DAC outputs p samples, p is termed the DDEM iteration number. 
Each output is the summation of the selected k current elements scaled by Rc, in which Rc is 
the output resistance. The cth current summation is given by: 
= d = l,...,p (3.2) 
>1 
The average of the p samples for code k is given by: 
'W"Éi,m=1Éîv-o,.i (3-3) 
P d=1 P d-1 7=1 
The "averaged" DAC is defined to be an n-bit DAC with the output sequence given by 
J[k] (k = 0,1,..., N), with the weighting fact Rc- By definition, /RF[0] and ld [AT] are always 
fixed, and we denote the fixed values by /[0] and I[N] for codes 0 and N, respectively. In 
the following analysis, the scaling factor Rc is disregarded since it plays no role in the 
linearity analysis, and only the output current is inspected. 
N 
It is obvious that the overall output range is given by I [ N ]  =  N  - i 0  + i 0 ^ £ j  •  Due to 
j=i 
uncertainties in I [ N ] , the actual output range may not reach the nominal level. To make sure 
that DAC output range covers the DUT input range, it is necessary to expand the DDEM 
DAC nominal output range a little bit beyond the DUT nominal input range as what we have 
already done in the simulations shown in Chapter 2. 
We will first look at the linearity of this "averaged" DAC, and then inspect the actual output 
of the DDEM DAC. To evaluate the linearity of the "averaged" DAC, we define an end-point 
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fit line that connects (0, Z[0] ) and ( N ,  1 [ N ]  ). Therefore, the LSB of the "averaged" DAC is 
given by: 
Since Af is a very large number, the variation of LSB from z0 is adequately small. 
The fit-line of the DDEM DAC for each input code k is then given by: 
l f u [ k ]  =  k - L S B  =  k i 0 +  Zo^riX (3-6) 
Jy j=i  
Once we have the fit line, we can now compute the INL of the "averaged" DAC. This is 
done by calculating the distance from the "averaged" DAC output current value to the 
corresponding fit line point for each DAC input code. Let's denote this distance at code k by 
INL[k]. For any code k, write it as 
(3.4) 
It can be verified that —is Gaussian and has the following standard deviation 
bp' ~ (3.5) 
k = t - q  +  s (  s = 0,l,...,q-l;t = 0,1,. ..,p) (3.7) 
The "averaged" DAC output current derived from (3.3) and (3.7) is given by: 
I [ k ] - k - i 0  + / 0  f  
P S 
P ^ d=1 j=s+1 y 
N p s  \ J I N P s  
- k - i 0 +  z 'o • —• f+Y;H£(d-\)q+j 
P  ^ 7=1 rf=1 7=1 
(3.8) 
y 
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Subtracting it by the corresponding fit line point yields: 
lNL[k] = l[k]-I f l l[k] 
(3.9) 
It can be proven that the distribution of the normalized INL[k] is given by: 
s(g-s) 
PI 
(3.10) 
Equation (3.9) shows that whenever 0, that is, & is a multiple of q, INL[k] is equal to zero, 
meaning that the DDEM DAC output is exactly on the fit line. This is correct because 
when k =tq(t = , each and every current source in the DAC will be used exactly t 
times to create the p output samples. Hence, their averaged value will be exactly k • LSB, 
with no uncertainty. 
From (3.10), we can estimate the location and amount of the maximum deviation from the fit 
line. The variance of INL[k] reaches its maximum value at s = q/2. Using this value for s 
and with i0 equal to 1 LSB, the largest standard deviation of INL[k] is: 
It is known [29] that the distribution of the INL[k] for a non-DEM current steering DAC is 
given by: 
(3.11) 
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INL[k] (iV-*)fc 2  N(0,± —<r ) (3.12) 
N 
VÂÂ The largest standard deviation of 7ML[&] is approximately——cr. A numeric example is 
given to compare this maximum INL[k] deviation to the maximum INL[k] deviation given 
in (3.12). Assume n=18, p=27=128, and q=211. The averaged DDEM DAC's maximum 
INL[k] deviation is J—<r = 2a . Compare this against the standard DAC s maximum 
INL[k] deviation of ~~~(J = 28cr. We can see that the averaged DDEM DAC s maximum 
INL[k] deviation is reduced by a factor of 128 = p. 
The conclusion is that the INL of the "averaged" DAC is greatly improved as compared to 
the INL of a non-DEM DAC with the same current source elements. On the other hand, for 
the DDEM DAC, we can tolerate large current element variation while ensuring that the 
maximum JNL[k] standard deviation remains adequately low. For this 18-bit DAC, the 
current element standard deviation can be up to 5%, while the maximum INL[k] standard 
deviation is still within 0.1 LSB, with p=128. However, the maximum INL[k] standard 
deviation of a normal DAC without DEM can reach 12.8 LSB if cr=5%. That means the 
DDEM approach can achieve an 18-bit linear "averaged" DAC out of an originally 13-bit 
linear DAC. 
The above proves that the "averaged" DAC output samples are almost uniformly distributed. 
Thus, the DDEM DAC can be used to virtually generate an almost ideal 
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ramp {/[&]}(& = 0,..., N -1) by increasing the DAC input code sequentially from 0 to N-1. 
The variation of the DAC output current among p samples for the same code can be treated 
as an additive noise to the ideal ramp at the input of the ADC. Since all the p output samples 
for code k are the summation of k elements from the same Gaussian distribution, they also 
have Gaussian distribution with center at/[&]. The distribution is described as: 
N 
N 
(3.13) 
/ 
With proper approximation, when p is large, all the output samples of the DDEM DAC obey 
a distribution with the following probability distribution function (PDF). 
f ( x )  =  Y J f i x \ k ) - P ( k )  (3.14) 
k=1 
Here,/(x|£) is the PDF corresponding to (3.13), and P(k) is the probability of each input code 
k and P(k)=l/N. For a DAC with given number of bits n,p and a are the two key parameters 
to determine the distribution in (3.14). Although (3.14) is too complicated to simplify 
analytically, we can draw the overall PDF as a combination of Gaussian PDFs with the aid of 
MATLAB. Figure 3.1 depicts the output PDF of a 10-bit DDEM DAC. For this example, a is 
chosen to be 0.1, and p is set to 64. From this figure, the output PDF is very flat except near 
the end points. Actually, near the end points, due to the small variances that can be calculated 
from (3.13), the PDF is discontinuous and fluctuates. The histogram of a given DAC is a 
realization of such PDF and must also be uniform except near the end points. When using the 
DDEM DAC for ADC test, the DAC output range should be scaled so that the two ends fall 
outside the ADC input range. 
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Figure 3.1 Output PDF of 10 bit DDEM DAC 
The PDF flatness comes from two essential facts. First, the center (the "averaged" DAC 
output value /[&] ) of a cluster of p samples, corresponding to each code k, is almost 
uniformly distributed. Secondly, the individual samples within each cluster are suitably 
spread out (not too wide and not too narrow). The combined distribution of all these clusters 
becomes nearly continuous and flat. These two facts are controlled by two key parameters of 
the DDEM DAC, one is the DDEM iteration number p and the other is the DAC element 
mismatching standard deviation o. Generally speaking, larger p helps to achieve a more 
uniform histogram. On the other hand, to ensure proper spread among each cluster of p 
samples, extreme values of o should be avoided. A fairly large range of o values satisfy this 
requirement, including typical mismatches of near-minimum-sized current cells. Because of 
this, an ideal DAC (or a very well designed DAC) is actually not a good candidate for using 
DDEM. Near-minimum-sized DACs whose elements suffer from significant variations can 
actually lead to better performance after DDEM is applied. 
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These resulted conclusions from the analysis based on the "averaged" DAC have already 
been partly observed and demonstrated in the simulation results shown in Chapter 2. There, 
we have shown how the DDEM DAC performance improves when the DDEM iteration 
number, p, increases. It will also be shown in the following section that it will not help to 
improve the DDEM DAC performance if the current element mismatching error is either too 
large or too small. 
3.2 Simulation-Based DDEM Optimization 
More numeric simulations were carried out to further verify the DDEM DAC performance as 
the ADC static linearity test stimulus source. As guided by the analysis shown previously, 
the DDEM iteration number, p, and the current element mismatching variation, o, are the two 
key parameters that affect the performance of a given DDEM DAC. In addition, several 
other parameters were also inspected to investigate the DDEM performance. All these 
parameters are listed as follows. 
• Original DAC number of bits (NOB) 
• DAC element matching, quantized by the normalized standard deviation, o 
• DDEM iteration number p 
• DDEM DAC output range 
• Linearity of the ADC under test 
Furthermore, the hardware cost and computational complexity are also greatly affected by 
these parameters. Optimizing the DDEM DAC parameters can help achieve the required 
ADC test accuracy with a minimum cost. The analysis given in Section 3.1 has pointed out 
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the basic direction to control the DDEM performance. Guided by this direction, a number of 
simulations were done to provide data with statistical meaning that can help to find the 
optimized parameters. In the simulations, the listed parameters were varied, and the DDEM 
DAC performance was checked. These simulations have provided us some preliminary rules 
to design an optimal DDEM DAC. 
In these simulations, a 14-bit ADC is under test. Initially, a 14-bit thermometer-coded current 
steering DAC is simulated to send a stimulus to the ADC. The standard deviation of the 
current element mismatches is set to be o=0.1. For each input code, the DAC sends p=64 
analog samples to the ADC. To make sure DAC output has a uniform histogram that covers 
the ADC input range, the DAC nominal output range is set to be larger than the ADC input 
range by 2%. The ADC INL[£] is estimated using a standard histogram method. 
To evaluate the INL estimation accuracy, two error parameters, El and E2, are defined. El is 
used to justify the error in INL[&] estimation, and E2 to determine the error in overall INL 
estimation. 
One simulation result that includes the true INL[&], estimated INL[fc], and their difference is 
given in Figure 3.2. For this result, £7=0.2694 and £2=0.0714. The estimation errors are 
adequately low. 
£1 = max (3.15) 
£2 = max\lNL t rue[k]\ - max|/M,ej;[k]\ (3.16) 
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Figure 3.2 True INL[fc], estimated INL[&], and estimation error 
Now we will try to optimize the DDEM parameters with both test performance and cost in 
consideration. In the simulations, we vary the parameters and find the optimal values that 
minimize El and E2. 
1) DAC output range expansion 
We must make the DAC nominal output expanded to exceed the ADC input range by a 
certain percentage to guarantee that the DUT input range is totally covered. Denote this 
percentage as EXP. EXP cannot be too large; otherwise, the effective resolution to the DUT 
is reduced. In simulation, EXP is varied, and El and E2 are observed, as shown in Figure 3.3. 
Though not displayed, El and E2 are 14 and 10 LSB s respectively when EXP=0. We can see 
that when EXP is either larger than 10% or less than 0.1%, El and E2 get large. It is safe to 
select EXP-2%. 
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Figure 3.3 Estimation errors versus output range expansion 
2) DDEM iteration number 
Fix all the other parameters, and change p. The simulation results are shown in Figure 3.4. It 
is obvious that increasing p can reduce the estimation error. Also notice that both El and E2 
are approximately halved each time when p is doubled, up to p = 64. On the other hand, 
increasing p also means increasing test time and computation complexity. Normally, p=64 is 
an acceptable value for both accuracy and cost. When p=64, the INL estimation error is only 
about 0.1 LSB. 
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Figure 3.4 Estimation errors versus p 
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3) DAC current element mismatching 
It is obvious that the DAC current element mismatching affects the estimation accuracy 
greatly. Figure 3.5 shows the estimation errors as the current element standard deviation o 
varies. Small estimation errors are achieved when o is 0.03 to 0.1, implying that 3a current 
source mismatches in the 10% to 30% range. Such current sources are some of the easiest to 
achieve with minimum hardware overhead. 
E1(LSB) 
I E2(LSB) 
© o o o o o o o o o o o o o o  
'% '% % % '% '% '% 1 % '% 6 % I '% % 
Figure 3.5 Estimation errors versus a 
4) DAC number of bit (NOB) 
Increasing the DAC number NOB while maintaining other conditions will increase the DAC 
accuracy and, therefore, increase the test accuracy. This is verified in simulation by changing 
DAC NOB while keeping other parameters (o=0.05, p=64). The result is shown in Figure 3.6. 
We can also see that using a 13-bit DDEM DAC to test a 14-bit ADC, the INL estimation 
error is about 0.25 LSB with hardware reduction by half. 
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Figure 3.6 Estimation errors versus DAC NOB 
5) ADC (DUT) error amount 
The previous discussion suggests that to test a 14-bit ADC with 14-bit DAC using DDEM, 
the following parameter values can be chosen: EXP=2%, p=64 and o=0.05. In this part, 6 
ADCs with large INL variation are simulated, and the DDEM approach with these selected 
parameters is applied. Results given in Figure 3.7 Estimation errors for ADC with large INL 
variation show that the INL estimation error is maintained at a low level, no matter how the 
true INL of the DUT varies. This validates the robustness of the DDEM approach. 
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Figure 3.7 Estimation errors for ADC with large INL variation 
The previous simulation results have suggested the optimal values for p, o, and the DAC 
output range expansion percentage based on the consideration of both test cost and accuracy. 
The simulation results also show that a 13-bit DAC with DDEM can be used to test a 14-bit 
ADC with acceptable accuracy and one-half hardware reduction. The DDEM approach is 
robust for ADCs with various linearity errors. To test ADCs with resolution other than 14 
bits, the same simulation can be carried out to find the optimal DDEM DAC parameter 
settings. 
Although such optimization is quite effective, it requires a large amount of simulation data. 
This is limited by the analysis given in this chapter, since it can only point out the direction 
of optimal DDEM DAC design. It would be necessary to analyze the DDEM DAC output 
distribution more rigorously so that we can directly quantify the DDEM DAC performance 
with respect to the key parameters. A rigorous analysis will be given in the next chapter. 
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Chapter 4 DDEM Output Distribution 
The analysis in Section 3.1 answers the question of why greatly improved performance as the 
ADC test stimulus source can be achieved from a low-linearity/low-resolution DAC by using 
the DDEM technique. However, the actual DDEM DAC output histogram has not been 
directly characterized yet. It is still necessary to directly inspect the distribution of DDEM 
DAC output voltage samples with the criterion set in (1.3). With the more rigorous analysis 
shown in the following section, we should be able to tell explicitly how much performance 
can be expected from a given DDEM DAC. Consequently, a systematic approach for cost-
effective DDEM DAC design will be developed. The analytical results are given in Section 
4.1, followed by the discussion on DDEM DAC design in Section 4.2. 
4.1 DDEM Output Distribution 
As stated in Section 1.2, the ADC test performance using a DDEM DAC as the stimulus 
source will be determined by how the DDEM DAC output voltage samples are distributed 
along the ADC input voltage range [Vmin, Vmax]• In the following, the ADC testing 
performance using the DDEM DAC will be evaluated by deriving e(V,), defined in (1.3), for 
any voltage, V,, in ADC input range [Vmin, Vmax]-
We first expand the number of current sources virtually to 2N by 
letting iN+r - ir (r = 1,..., TV) . Then, virtually, we have 2N current sources: 
'l i '2 ' 'A/+1 >•••' '2N 
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k 
Let Vq[0] = OandV0[/:] = Rc  -^ZR...(FC = 1,...,2A0 , in which Rc  is the output resistance of the 
r=l 
DDEM DAC. Note that the first half of the sequence is the output voltage sequence of a 
regular re-bit DAC. Let Vm = V0[N], and Vm is the maximum output of the DDEM DAC. 
Define LSB = Vm/N. 
Now, define INL[k] and DNL[k] for the original DAC without DDEM. Let 
INL[k] = (V0[fc] - k • LSB)/LSB (k = 0,...,2N) 
and DNL[k] = (V0[k]-V0[k-1]-LSB)/LSB (k = 1,...,2A0 
From this definition, we have: 
k 
INL[k] = £ DNL[r] (k = 1,...,2N) (4.1) 
r=l 
k+N-1 
J]ZWL[r] = 0 (k = 1,...,7V) (4.2) 
r=k 
With the DDEM Cyclic Switching Sequence, the DAC outputs p-N output voltage samples, 
which can be indexed by two control words: one is the input code k (0<£<iV-l), and the other 
is the iteration code d (1 <d<p). These p-N output voltage samples can further be decomposed 
into p ramps with N samples in each ramp. 
The 1st ramp is given by R c - ^ i r  ( k  =  l , . . . , N )  .  We rewrite this sequence as {v(1)[£]}. 
r=l 
Actually, {l/(1)[£]}= {v0[*] : 1 < k < A^} 
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k+q(d-1) 
The (l<6?<p) ramp is given by Rc  • ir  (k = 1,..., N), or rewritten as 
r=l+q(d-l) 
k (d)[fc]}-{V0[k + q(d-l)]-V0[q(d-l)] :l<k< N}. 
For an arbitrary voltage V, less than Vm, there is a corresponding DAC input code that will 
generate a DAC output voltage in the <2-th ramp that is equal to or just below Vt . Let 
hid)(Vt) denote this DAC input code, then h(d)(Vt) is also the number of elements in 
{ y  ( r f ) [ £ ] }  t h a t  a r e  l e s s  t h a n  V t .  
hw {V t  ) = |{vw [ k ]  :  V ( d )  [A:] < V „ l < k < N } .  
The definition of h ld )(V t) can be explained using Figure 4.1.a. In this figure, we use an axis 
with 7V+1 mark arrows to represent the cfh ramp sequence. The relative position of the 
kl\l<k<N) arrow on the axis represents the value of V(d>[k]. By definition, Vt is located 
between the [ h(d) (Vr )]-th sample (arrow) and the [hw (V, )+1 ]-th sample. 
V. 
0 • y 
+ + + + + + I + + t i i fm 
0 12 3 h (d)(V t) h (0)(V t) N-3 N-2 N-l N 
a) Output sequence of the dth ramp of the DDEM DAC 
0 X1 y 
t + + l_ _t 11 t L_ i  I T R 
0 12 3 h (0)(V t) N-3 N-2 N-l N 
b) Output sequence of an ideal DAC 
Figure 4.1 DAC output sequences 
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Let hm{V,) = floor(N-V,/Vm)=\{k: k • LSB <V,,1< k < N}\ , in which 0 < h m { V , ) < N  .  
hi0)(yt) is marked on the axis in Figure 4.1.b with uniformly spaced arrows, corresponding 
to the output voltages of an ideal DAC. 
If the DDEM DAC is ideal, we should have h id )(V t) = h (0)(V t) for any d. However, for a 
non-ideal DAC, /z(0)(V,) may be different from h{d) (Vt ), as shown in Figure 4.1.a. The 
difference between V, and the [/z(0)(V,)]-th sample in the sequence {v(di[£]) reflects the 
DAC INL at code h(d) (V( ) and may be quite large. This voltage difference divided by the 
D A C  L S B  c a n  b e  u s e d  t o  a p p r o x i m a t e  t h e  c o d e  d i f f e r e n c e  b e t w e e n  / z ( 0 ) ( V ,  )  a n d  h ( d )  ( V t  ) .  
Here, the approximation is based on the assumption that the local DNL of the DAC sequence 
is not large, and this assumption is valid for thermometer-coded DAC design. This 
approximation error can be viewed as a quantization error and is distributed over the range 
of (-0.5,0.5]. Denote this error as e(d) . Thus, we have the following expression for 
v -VW)|/i(0)(V )l 
&(') (%) = &<*> (%) + _! + (1 < d < p) (4.3) 
For every d, if we apply (4.1), we have: 
y (y, )] = (y, )+9W -1)] - y„[9(d -1)] 
= LSB • (lNL[hm (V, ) + q(d -1)] - INL[q(d -1)] + h (0)  (V, )) 
= LSB 
(  hm (V,)  
^ DNL[k + q{d -1)] + h (0)  (V, ) 
*=i 
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Substitute this into (4.3), we have: 
h (d){V,) =— ^DiVL[fc + ^ (J-l)]+e(rf) (1 < d < p) (4.4) 
LSB *=i 
Now calculate h(V t) and e(V t) as defined in Section 1.2. We consider the range between 0 
and Vm, that is Vmax=Vm and l/mjn=0. By the definition given in Section 1.2, ^(V, ) denotes the 
total number of DDEM DAC voltage samples that are less than V,. 
h(y, ) = |{y<d)  [&] : v W) [&] < v, ,1 < d < P,i < k < nJ 
h(V t  ) can be obtained by summing up all the h (d)  (V, ) : 
p V p f t<0>(V, )  P 
h(V, ) = £ H•"> (V, ) = p -J- - £ 2 DZVZ,[t + 4(d -1)] + £ £«> 
ri=l <i=l *=1 rf=l 
If /i(0) (V t) = q • t  + m (0 < m < q,0 < t < p,t & m s Z), together with (4.2), we finally have: 
P y p m P 
&(% )=E (% ) = p - ZZ+9(4 - D]+1 (4 5) 
rf=i LSB rf=1 k=l d=l 
Note that most part of hw(V t) is cancelled by each other after summation when applying 
(4.2). This is the major reason that DDEM approach can reduce the total amount of error. 
With (4.5), we can derive the error expression e(V,) . For the range [0, ym], 
e(V, ) = h(V l  )~Ch-V,, the coefficient C/, is given by Ch = 1— for this DDEM DAC. For any 
V, that is not close to 0 or Vm, 
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y P m rtM p 
e(V, ) = p-J- - £ £ DAfttt + 9 W - D] V, + £ ew) 
rf=l *=1 m rf=l 
pTV V 
——V, is exactly p—— by definition. If we change the order of DNL[k] summation, we 
Vm LSB 
have: 
m p P 
e(V, ) = -£ £ DNL[k + q(d-!)] + £ ew (4.6) 
k=l d=\  d=1 
This tells us that e(V,) is made of two terms. We will first discuss the first term. A careful 
examination of the first tem reveals that it is the INL of a g-level DAC, but measured in LSB 
of the //-level original DAC. As depicted in Figure 4.2, the g-level DAC is obtained by 
combining the corresponding current sources from each of the p columns. Obviously, the 
unit current source of the g-level DAC is p times of that of the N-level DAC. 
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Figure 4.2 A g-level DAC by grouping TV-level DAC elements 
In Figure 4.2, we depict and index the bl-pq current elements of the original N-level DAC, 
and sort them into groups of p to make a g-level DAC. If the current source mismatching 
errors are mainly due to random process errors, then the INL variance of an TV-level 
thermometer-coded DAC with normalized element variance o2 is given by aNo2 in which a 
is a constant. Again, if the current source errors are random and linearly independent, then 
the normalized element variance of the g-level DAC is given by a2 / p and the g-level 
DAC's INL variance is given by aqa2 / p . Note that this number is measured in the LSB of 
the g-level DAC. If we measure it in the LSB of the original DAC, it needs to be multiplied 
by p2, since the g-level DAC's unit current source is p time lager. It follows that the g-level 
DAC has an INL given by {aqa2 / p)-p2 = aqpcr2 ~ aNcr2, which is at the same level as 
the TV-level DAC's INL when both are measured in LSB of the TV-level DAC. Therefore, we 
can conclude that the first item in (4.6) is bounded by INL of the «-bit DAC. 
The second term in (4.6) is caused by the quantization effect. Without knowing the actual 
quantization errors, we can approximately assume that the individual quantization errors 
share the same distribution with a certain standard deviation. If they are uncorrected, the 
variance of the second term grows proportionally with p. With this we can conclude that the 
second term in (4.6) approximately grows with ->Jp . However, if they are correlated, the 
second term will be quite large when p gets large. In the extreme case that £{d)'s are fully 
correlated, the second term in (4.6) increases linearly with p. A precise estimation of this 
quantization error term requires knowing the exact distribution of {f^}. However, we can 
approximately assume that have a standard deviation of—Lr, since the quantization 
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error is normally treated to have a uniform distribution over the range of (-0.5,0.5] with the 
standard deviation equal to—-L=. Based on this assumption, the standard deviation of the 
VI2 
r~ 
second term in (4.6) is given by -^= if £(d) 's are independent. 
-v 12 
When p is small, the first term in (4.6) dominates due to large INL of the original DAC since 
DDEM is applied to a low-linearity DAC. We can ignore the quantization error term and 
approximate e(Vt) to: 
m p 
e(V, ) - -X Z DNL^k  + -1)] (4.7) 
k- \  d=1 
Since the full range of h(V t) is p-N, the percentage error in the DDEM DAC output voltage 
sample's distribution is bounded by INUp-N. This means that the DDEM DAC gives an 
equivalent accuracy of neq bits, where neq is given by: 
neq  ~\og2(pN/(INL/0.5)) ~ n + l + log2 p-log2 INL 
In the real situation, n is less than this since the DAC nominal output range is expanded to 
ensure the test reliability, as discussed in Chapter 3. Assume that the DAC nominal output 
range is larger than the input range of the ADC under test by a factor of a. Then the 
percentage error in the DDEM DAC output voltage sample's distribution is bounded by 
INL . 
. This gives: 
p N / ( l  +  a )  
neq  ~ log2((piV/(l + a))/(lNLI0.5)) ~n +1 + log2 (1 - a) + log2 p - log2 INL 
The DAC effective number of bits (ENOB) is defined by n - \og2(lNLI 0.5), giving: 
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neq  = ENOBmc + log, (1 - a) + log; p 
Here, the subscript "DAC" is added for clarity. This tells us that neq  increases by 1 bit every 
time p doubles when p is small. However, as p becomes very large, the second term can 
become larger than the first term, depending on the statistical behavior of For each 
fabricated DDEM DAC, how the second term varies with p should be relatively fixed. When 
p 
p is adequately large, the second term dominates. This means if p is very large, the 
d=1 
improvement in » will be less than 1 bit when doubling p. Under the situation thatf(rf>'s are 
independent, the standard deviation of (d) increases linearly with -J~p . When it is 
d= 1 
normalized by p-N, the magnitude of — is inversely proportional to Jp . This means 
p - N  
that, when p is large, neq  increases by 0.5 bit every time p doubles. There exists a transition 
point for p that n incremental speed changes from 1 bit to 0.5 bit when doubling p. Denote 
r~ 
this transition point as p T .  p T  happens when • — =  i s  comparable to the INL of the original 
Vl2 
P 
DAC. When p is equal to pr, is comparable to the first term in (4.6) in magnitude, 
d=l 
and the summation of these two terms gives neq  ~ ENOBDAC + log2(l-or)+ log2 pr  -1 in 
the worst case that their magnitudes are added. 
In summary, we have the following formula for the equivalent linearity of a DDEM DAC: 
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ENOBDAC + log,(!-<*) + log2 p 
neq = JENOBDAC + log2(1 -tif) + log2pT -1 
P< Pr 
ENOBDAC + log2(1 - a )  +  log2 P T  -1 + 0.5log2 ( p l p T )  p >  p T  
I— 
in which pT is given by solving = INLDAC . In the real situation, a can be set to be as 
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small as 0.02, as discussed in Chapter 3. Therefore, log2(l-a) is very small. Ignore this 
term, and we have: 
Equation (4.8) is obtained based on the assumption that £w's are independent. The 
correlation among£id),s can affect in two aspects. First, pT will be smaller than what is 
expected. Secondly, when p is larger than pT, we have: 
neq  = ENOBDAC + log2 pT -1 + alog2( p / p T )  
in which a  is less than 0.5. In the extreme case that e ( d ) 's are totally correlated, p T  is given 
by solving = 1NLDAC and <2 = 0. This causes the DDEM DAC performance to saturate 
Vl2 
after p  passes a quite small number p T .  
Here, we can see that a careful design should try to make £{d)'s independent to maximize the 
performance. It is important to have randomly distributed DAC source elements to make the 
DDEM approach effective. In circuit design, we should try to minimize the highly-correlated 
ENOBDAC +log 2p 
neq = ENOBDAC + log2 pT -1 P = PT (4.8) 
ENOBDAC + log2 pT -1 + 0.5 log2 (p / pT ) p> pT 
errors among DAC current elements with proper layout and element routing strategy, as 
discussed later. 
4.2 Cost-Effective Design of DDEM DAC 
Equation (4.8) given above is a good estimation of the DDEM DAC test capability. It is 
shown that the equivalent linearity increases by 1 bit when the original DAC ENOB 
increases by 1 bit. It is also shown that the equivalent linearity increases by 1 bit if p doubles 
when p is small and then 0.5 bit when p gets large. This equation gives the hint on how to 
optimize a DDEM DAC design with a targeted performance under certain constraints. In this 
section, the DDEM optimal design will be presented based on (4.8). 
A typical situation is to design a stimulus source with a certain performance requirement 
within a limited die area. Without loss of generalization, we target designing a DDEM DAC 
capable of testing 14-bit ADCs with test error bounded by 0.25 LSB. The DDEM DAC will 
be fabricated in 0.5-um CMOS process and the available die area is about 2mm2. We use this 
example to present a systematic approach to design a cost-effective DDEM DAC. 
Although (4.8) gives a good theoretical prediction, some extra simulations is also needed to 
help design a cost-effective DDEM DAC, as some non-ideality might not be covered in the 
theoretical analysis. In the following part of this section, simulations are adopted as a 
supplement and aid the theoretical analysis. 
From (4.8), only original DAC ENOB and the iteration number p affect the DDEM DAC 
performance. More specifically, if minimum-sized current elements are used in the DAC, 
then from the design viewpoint, DAC ENOB is determined only by its number of bits (NOB) 
and the layout. In this section, we focus the discussion on how to select DAC NOB, DDEM 
iteration number p, and DAC layout to make the design optimal. 
1) DDEM DAC NOB 
It is obvious that the DDEM DAC test capability can be enhanced by increasing DAC NOB 
(denoted as n). Assume all the DAC current elements have the same normal distribution with 
normalized standard deviation a. Then, if DAC NOB increases by 1 bit, its INL will increase 
by V2 times as the INL standard deviation is given by ay/~Na in which « is a constant. By 
the definition of ENOB, DAC ENOB increases only by half bit. Note that the maximum p 
also doubles when n increases by 1. Hence, increasing DAC NOB by 1 bit can lead to 1.5-bit 
increment in test capability. 
However, we cannot afford very large DAC NOB due to the die area limitation. Since we are 
attempting to limit the die area to about 2 mm2 using 0.5-pm CMOS technology, in this 
DDEM DAC design example, the maximum affordable DAC NOB is 12 bits with previous 
design experience if the minimum-sized PMOS current source element is used. Calculations 
show that the minimum-sized PMOS current source element in AMI05 0.5-pm CMOS 
technology gives an element standard deviation of about 6%. This number will be used in the 
following discussions. 
2) DDEM iteration number 
By (4.8), if DAC ENOB is fixed, the DDEM DAC equivalent linearity increases by 1 bit 
every time p doubles when p is small, and then only 0.5 bit after p passes the transition 
value pT given the DAC elements are totally independent. In the real situation, the 
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correlation in DAC elements makes pT smaller than the expected value and the DDEM 
DAC performance saturate when p is large. 
Simulation was done to compare the 12-bit DDEM DAC performance with different DDEM 
iteration numbers p, and the equivalent linearity was quantized to draw a curve. In the 
simulation, the DAC has 4096 randomly generalized current elements with the same normal 
distribution, and the normalized standard deviation is set to be 6%. The DDEM DAC is used 
to test a 14-bit ADC. Although the simulation result of only one DAC-ADC pair is shown 
here, the result is repeatable for all the random generalized DAC-ADC pairs in simulation. 
The original DAC's INL[k] plot is shown in Figure 4.3. The DAC's INL is about 4 LSB. By 
definition, this DAC's ENOB is about 9 bits. When p is 8, the equivalent linearity should be 
about 12 bits theoretically by applying (4.8). On the other hand, we have pT ~ 192 by 
solving = INLDAC . Since log2p can only be an integer, we can take pT = 128. 
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14-bit ADC INL[k] Estimation Error Using 12-bit DDEM DAC 
"V "V y": 
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' P=32 ' 
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2000 4000 6000 8000 10000 12000 14000 16000 
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Figure 4.4 ADC test errors under different p 
The DDEM DAC's output samples are used as the stimulus for the 14-bit ADC linearity test. 
The ADC INL[&] test errors (difference between estimated INL[£] and true INL[&]) are 
compared under different DDEM iteration number p ranging from 8 to 1024. Figure 4.5 
shows ADC INL[£] test error curves when p is 8, 32, 128, and 512, respectively. It is clear 
that test errors decrease when p increases. 
Under each p, we can calculate the DDEM DAC equivalent linearity based on the test errors. 
Basically, if we use a 14-bit ideal DAC to test a 14-bit ADC, the maximum INL[k] test error 
(absolute value) will be about 1 LSB. Based on this, if the test error is e LSB, we can claim 
that the test stimulus source has an equivalent linearity of 14-log, g bits. With this 
definition, the 12-bit DDEM DAC equivalent linearity under different p is calculated and 
shown in Figure 4.5. The expected equivalent linearity when p is small calculated from (4.8) 
is also depicted in Figure 4.5. This curve is expanded to the full comparison range as a 
reference. 
51 
20 
19 
18 
17 
ï 16 
| 15 
z 
14 
13 
12 
11 
8 16 32 64 128 256 512 1024 
DDEM iteration number p 
Figure 4.5 DDEM DAC equivalent linearity 
In Figure 4.5, the simulated equivalent linearity is 12 bits for p=8. neq increases by almost 
exact 1 bit when p changes from 8 to 16 and 16 to 32. The incremental speed for neq decrease 
starting (less than 1 bit) from p-64. And starting from p=128, neq increases by about half bit 
when p doubles. p=512 gives an equivalent linearity of -16.3 bits. We can see that the 
simulation results agree precisely with the theoretical prediction by (4.8). 
Both the theoretical prediction by (4.8) and simulation results shown in Figure 4.5 tell us that 
it is sufficient to take p=128 to have 16-bit equivalent linearity and make the test error less 
than XA LSB when using this DDEM DAC to test 14-bit ADCs. It will be safe to limit the 
DDEM iteration number p to be 512. 
On the other hand, increasing p also means increasing the complexity of the DDEM control 
logic. It has been found that a DDEM control unit occupies roughly the same die area as a 
DDEM DAC Equivalent Linearity 
1 1— i | •—i—• i • *—'—• r 
• simulation results 
* theoretical prediction ^ 
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DAC current source element. If we can limit the maximum available iteration number p, the 
number of DDEM control units can be reduced by letting multiple DAC elements share the 
same control unit. In a 12-bit DDEM DAC design, if the maximum available iteration 
number is not limited by hardware, then a total 212=4096 control units are required, which 
will occupy roughly the same die area as the current source elements. However, if the 
maximum available DDEM iteration number is set to be 512 in the hardware, then only 512 
control units are needed, and the required die area is only 1/8 of the area for the current 
source elements (4096 elements in total). This can save about 44% die area compared to the 
situation having 12-bit DDEM control. 
It follows that it is necessary and sufficient to limit the maximum available DDEM iteration 
number p to 512 for this 12-bit DDEM DAC design to achieve the targeted test performance 
while greatly save the chip area. This conclusion is predicted by (4.8), and validated via 
simulation results. 
3) Systematic error reduction 
From the previous discussion, the DDEM DAC to be implemented will have 12-bit 
resolution, and the DDEM iteration number will be limited to 512. With this setup, the DAC 
will have 4096 current elements. All these elements will be divided into groups of 8, with 
each group controlled by 1 control unit. Then, in total, we have 512 element groups and 512 
control units, and each group has a control unit by side. 
The DDEM control will take care of the random mismatching errors in current source 
elements. However, non-random systematic errors can not be gotten rid of by DDEM. There 
are two major types of systematic error. One is the error caused by improper layout 
arrangement, and the other is the error related to intrinsic device nonlinear!ties. The first type 
of systematic error can be reduced by proper layout strategy, which will be shown in the 
following. 
As described in Section 2.2, all the control units (or element groups) will be numbered to 
form a virtual circle. The formation of the g-level DAC, shown in Figure 4.2, is controlled by 
this numbering. It has been pointed out by (4.7) that to reduce the error in DDEM DAC 
output distribution, this g-level DAC should be optimized. Hence, a good layout scheme 
should try to number the element groups in such a way that the g-level DAC INL error is 
minimized. In addition, the layout routing complexity should also be taken into 
consideration. In the real design, due to the large number of control units, element (group) 
numbering should be adequately simple to keep the routing complexity well under control. 
Equation (4.7) is the most essential equation to discover the insight property related to 
current element numbering/layout. We rewrite (4.7) here and disregard the negative sign: 
Equation (4.9) tells us that the g-level DAC's INL should be minimized to minimize <?(V,). 
Totally random errors among DAC elements will not bring a large INL for the g-level DAC, 
as the random errors can be averaged out when summing every p elements to form a g-level 
DAC. However, non-random errors, such gradients errors, in current elements might be 
accumulated when forming the g-level DAC if improper layout is used. In [10], this type of 
systematic error is estimated by measuring only one part out of the chips from the same run 
and then compensated for the remaining parts. Such systematic error compensation lowers 
m p 
(4.9) 
k=1 d=1 
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the test efficiency. It is significant to minimize the systematic error by proper layout strategy. 
If the physical placement of the DDEM DAC elements is already fixed, then the layout issue 
becomes how to number the DAC elements such that the g-level DAC's INL is minimized. 
Here, we propose a layout scheme to handle the linear gradient error, as in many cases, the 
linear gradient error is the major source of error. However, it will be shown that the resulted 
layout strategy also works for other, nonlinear gradient errors. 
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Figure 4.6 DDEM DAC layout scheme 
The direct way to eliminate the influence of linear gradient error is to make the g-level 
DAC's elements share the same "centroid", or, specifically, any of the g-level DAC's 
elements has the layout center as its "centroid". [30] Assume the physical layout of the 
current element array is composed of 8 columns, as depicted in Figure 4.6, and take this as 
an example. Figure 4.6 gives a way to number the current elements. In Figure 4.6, each 
column contains t elements. All the DAC elements are numbered in a sequence, as shown in 
Figure 4.6, and this determines the sequence by which the control units or current elements 
are connected to form a circle. If p=2, the first element of the g-level (q=8t/p) DAC is 
composed of element 1 and 4f+l, and its "centroid" is exactly the center of the whole layout, 
as shown in Figure 4.6(a). If p=8, the first element of the g-level DAC is composed of 
element 1, t+1, 2f+l, ..., 6f+l, and 7t+l. The "centroid" of these 8 elements is still that 
center point, as shown in Figure 4.6(b). It can be seen that no matter how p changes, any 
element of the g-level DAC also has the same center point as its "centroid", which makes the 
g-level DAC insensitive to any linear gradient error. 
The layout scheme shown in Figure 4.6 has been verified by simulation. In the simulation, a 
12-bit DDEM DAC using this layout scheme is used to test a 14-bit ADC with p equal to 
512. The results are shown in Figure 4.7. The first error curve (a) is obtained by using a 
DDEM DAC with only random mismatching errors. The second error curve (b) is obtained 
by using the same DDEM DAC with 2% linear gradient error, in both the vertical and 
horizontal directions, added to the random mismatching errors. The third error curve (c) is 
obtained by using this DDEM DAC with 2% second-order gradient error added to the 
random mismatching errors. The maximum ADC INL[k] test errors are quite the same for 
these three situations (0.2277, 0.2374, and 0.2575 LSB, respectively). This shown that by 
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using the layout scheme in Figure 4.7, the DDEM DAC is not sensitive to gradient errors 
(linear or nonlinear). 
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Figure 4.7 ADC INL[k] test errors using DDEM DACs with different gradient errors 
The layout scheme shown in Figure 4.7 is robust to gradient errors. Another merit is that this 
layout scheme is quite easy to implement, as the element/control unit routing will be 
adequately simple. 
4) Systematic error compensation 
It has been pointed out that the systematic error caused by device nonlinearity cannot be 
handled by any layout scheme, since this type of nonlinearity is inevitable. For example, we 
can use a differential pair to reduce the even-order, nonlinear errors in current source outputs 
due to the nonlinear characteristic of CMOS transistors. However, the odd-order output 
nonlinearity still exists. Fortunately, the nonlinear error sequence (output sequence 
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subtracted by the straight end-point fitline) for a given current steering DAC usually has a 
highly-predictable shape. In normal situations, the error sequence has an almost symmetric 
bow shape, as shown in Figure 4.8. It is obvious that the major part of this nonlinear error 
curve is even-symmetrical. (Note that any form of error curve can be decomposed into an 
even-symmetric curve and an odd-symmetric curve.) In practice, we use an inversed output 
voltage sequence to cancel the even-symmetrical nonlinear errors. Consider the output 
sequence Seql on the left side of Figure 4.8. This output sequence has an even-symmetric, 
nonlinear error sequence compared to the fitline. When Seql is inversed in value and then re­
ordered, we have Seq2. Seq2 also has an even-symmetric error sequence, which exactly 
cancels the nonlinear error in Seql. In DDEM DAC, both the positive and negative output 
sequences ( (v+ - V_ ) and (v_ - V+ )) are used for the ADC test to take advantage of this error 
cancellation. 
Seq 2 Seq 1 
fit Line 
Seq Ind. Seq Ind. 
fit line 
£rr Seq 1 
.Err Seq 2 
ii^****Seq Ind. 
Figure 4.8 Inversed output sequence to cancel even-symmetrical nonlinear error 
58 
The above compensation method requires nothing other than the standard histogram-based 
test. To make it effective, it is critical to maintain the output error sequence as even-
symmetrical as possible. In practical circuit design, centroid layout can be used to reduce the 
odd-symmetrical nonlinear error. 
So far, based on the analytical analysis, a systematic approach to design a cost-effective 
DDEM DAC with certain performance and cost constraints has been given, which covers the 
key aspects of a DDEM DAC. In the next chapter, two DDEM DAC designs will be 
presented that follow this approach. 
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Chapter 5 DDEM DAC Design 
Two DDEM DACs have been designed, fabricated, and measured. Both give satisfactory 
performance, as expected and as shown in the following sections. 
5.1 First DDEM DAC Design 
The first DDEM DAC was designed only for the purpose of concept proof. It has 8-bit 
apparent resolution with full-/? DDEM control availability (maximum p=256). 
In implementing the DDEM DAC, two critical circuit parts are the current source element 
array and the DDEM control logic circuit. Other design issues, such as gradient effect and 
output nonlinearity, have also been considered. As a benefit of the DDEM approach, the 
design is a quick and simple design, and it occupies very small die area. 
1) Current source element 
There are quite a few current steering DAC structures. Since the element matching issue is 
not critical with the DDEM approach, we can use a simple structure that uses fewer devices 
and, hence, less die area. Also, DDEM makes it possible to use small devices. By using a 
simple structure with small devices, the DAC speed can be very high, since it has small 
parasitics and, therefore, a small capacitance load. 
The current element structure used is the simple single-supply positive-output structure with 
three PMOS transistors [31], as depicted in Figure 5.1. To balance the output, both Ml and 
M2, respectively, have their drains connected to an external output resistor. The three 
references are supplied as Vu>Vb>Vd, and one shift register unit (SR) is used to control M2's 
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gate. If M2's gate is connected to Vu, the current in this unit flows through Ml and Rp to the 
ground; if M2's gate is connected to Vd, the current flows through M2 and Rn to the ground. 
For the single-ended output mode, the voltage crossing either Rp or Rn serves as the output. 
For the differentia] output mode, the voltage difference between Rp and Rn serves as the 
output. 
To maximize the speed, the reference voltages should be chosen properly such that during 
switching all three transistors stay in the saturation region. 
2) DDEM control logic 
We described the Cyclic DDEM Switching Sequence in Section 2.2. For each input code k, 
the DDEM DAC outputs p samples. For all the output samples corresponding to all the N 
input codes, it is equivalent to make the DDEM DAC output p TV-step ramps, with the p 
* SR "• • • • 
Vono 
Figure 5.1 Current steering element structure 
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index current sources as the first element. We built the control logic to generate these p 
ramps. 
The control logic circuit is just a 256-bit shift register ring, with each unit controlling one 
current source. Starting from the all-zero state, one of the register units is selected as the 
index point, and a logic '1' is continuously pumped into this unit. Then, each time the clock 
signal advances, one more register unit is set to T. Thus, the DAC outputs a monotonie 
ramp voltage by clustering current on Rp. In the meantime, the voltage crossing Rn is a 
declining signal. When all register units are set to '1', one RESET signal clears all the units, 
a different index element is chosen, and the same operation is applied. To achieve high speed 
with a small die area, the simple shift register unit was adopted, as shown in Figure 5.2. It 
contains only 6 transistors, with 2 CMOS inverters and 2 NMOS transistor switches in series. 
Two-phase non-overlapping clock signals are required to drive this shift register. [32] 
Non-overlapping clocks 
Figure 5.2 6-transistor shift register unit 
3) Systematic error minimization and compensation 
As pointed out in the previous chapter, the non-periodic mismatching error among current 
sources can be averaged out by DDEM. It has also been shown by both theoretical analysis 
and simulation results that two types of systematic errors cannot be totally averaged out by 
DDEM. One is the output node nonlinearity error, and the other is the periodic error in the 
DAC elements. The sources of the first type of error may be the nonlinearity from the MOS 
transistors or the load resistance nonlinearity. The periodic error may be from the layout 
gradient effect. We should reduce these two types of errors during the design. For example, 
in this design, we used the cascoded current source structure to alleviate the output node 
nonlinearity. 
Although the systematic errors cannot be averaged out by DDEM, fortunately, these errors 
are highly predictable. With a set of chips from the same fabrication run, we may test a few 
and predict the systematic errors for all the chips from that run (DDEM will take care of the 
remaining non-systematic errors). We can then compensate for the systematic errors during 
ADC testing. 
5.2 First DDEM DAC Experimental Results 
The 8-bit DDEM DAC was fabricated in a 0.50-pm standard CMOS process provided by 
AMI through MOSIS. The core die size is about 0.9mmx0.9mm for double 8-bit DACs (0.4 
mm2 for each single DAC). The die photo is shown in Figure 5.3. The power supply voltages 
are 5V for both digital and analog parts. When driving two 22 ohm resistance loads, the 
power consumption is 260mW for the analog part and 60mW for the digital part, with 0-1V 
output range at the single ended output nodes (-1-+1V for differential mode). The power 
dissipation can be dramatically reduced by using larger resistors, as the loads to make output 
current low, while maintaining the same output voltage range. 
To test the DDEM DAC performance, DDEM control signals generated by a pattern 
generator were applied to the DAC and the DAC output (single-ended mode) is sampled 
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using a data acquisition board with high-resolution ADCs. Though the DAC can operate at a 
speed of 10M sample/sec, it was tested with a clock speed of 1 kHz due to the speed 
limitation caused by the data acquisition board. The DAC output with different iteration 
number p was collected and stored in computer for performance evaluation. 
Figure 5.3 Die photo of first DDEM DAC 
Figure 5.4 shows that without DDEM, the original 8-bit DAC has an INL error of 10.3 LSB, 
which means that the original DAC has a linearity of less than 4 bits. The main error source 
for this DAC is the systematic nonlinearity. We can estimate the systematic error by 
measuring one or more samples from the fabricated chips. We can then apply the same 
systematic error compensation to all the chips from the same run, which brings the DAC 
linearity to about 5 bits linear without DDEM. 
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Figure 5.4 INL[k] of the Original 8-bit DAC (Experimental) 
The measured and stored DAC output was used as the stimulus to simulated ADCs, and the 
ADCs' INL[&] are estimated based on its output histogram. The simulated ADC's true 
INL[fc] are known by calculation. We calculated the difference between the estimated INL[&] 
and the true INL[&]. The difference is the test error with DDEM DAC output as the stimulus 
to the ADC under test. 
To compensate for the systematic error, we first estimated the error by testing one randomly 
selected DAC. Based on the estimated nonlinear error, we obtained the compensation values 
for testing ADC. The compensation values were then applied to other DACs. Experimental 
results show that the compensation values work for all other tested DDEM DACs. 
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(a) INL[fc] test error for the 11-bit ADC 
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(b) INL[&] test error for the 12-bit ADC 
Figure 5.5 ADC INL[&] test error with varying p (experimental) 
Figure 5.5 (a) and (b) show the test errors after systematic error compensation for an 11-bit 
ADC and a 12-bit ADC using a DDEM DAC with p=32, 64, and 256, respectively. The 
simulated ADCs' INL ranges from 5 to 10 LSB. From Figure 5.5, we can see that the test 
error decreases dramatically when p increases, and that when p = 256 (full-/? DDEM), the 8-
bit DAC can test the 11- and 12-bit ADCs with errors bounded by about ±0.5 LSB and ±1 
LSB, respectively, using DDEM. (For the 12-bit ADC, the output histogram has around 16 
hits for each bin.) Note that such a test performance is achievable only by using a DAC at 
least 13-14-bit linear if DDEM is not used, but in this case, the original DAC's linearity is 
less than 5 bits without DDEM. It should be also noted that such performance is already 
better than what can be achieved with the best on-chip linear ramp generator for ADC self-
test in literature. [4] 
5.3 Second DDEM DAC Design 
The DDEM DAC presented above is an 8-bit one. The equivalent linearity after systematic 
error compensation is about 12 bits, which meets the requirement to test ADCs with 
resolutions lower than 10 bits if the test error is expected to be lower than VA ADC LSB. This 
performance is comparable to any previously reported on-chip stimulus source for ADC test. 
However, the test capability is limited by the DAC resolution; also, the systematic error 
compensation brings an inconvenience to the real application of this DAC. 
In the new design, a DDEM DAC was designed with the target of testing 14-bit ADCs with 
test error lower than VA ADC LSB, which means the equivalent linearity should be about 16 
bits based on the design approach presented in Section 4.2. The chip area is limited to 2mm2 
in 0.5-um CMOS technology, and the systematic error compensation should be eliminated in 
this design. From the discussion in Section 4.2, the implemented DDEM DAC should have 
12-bit resolution with the maximum available iteration number limited to 512. The simple, 
but effective, layout strategy presented in Section 4.2 will be adopted. 
As a benefit of the DDEM approach, we don't need to spend much time on the current 
element matching issue. The DDEM DAC can be viewed as an all "digital" DAC, and we 
can design the DDEM DAC in a "digital" way, which leads to usage of minimum-sized 
devices as well as a quick and simple design. The details are presented as follows. 
1) DDEM DAC Structure 
The target of this design is to implement a DDEM DAC capable of testing 14-bit ADCs with 
the test error bounded by % LSB at 14-bit level. Guided by rigorous analysis of the DDEM 
DAC, the apparent resolution and DDEM iteration number of the DDEM DAC are chosen to 
be 12 bits and 512 (9-bit DDEM control), respectively. All the 4096 current elements are 
divided into groups of 8, with each group controlled by one DDEM control unit, as shown in 
Figure 5.6. 
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Figure 5.6 Second DDEM DAC structure 
Figure 5.7 shows the detail of the DDEM control circuitry. The DDEM control contains a 
512-unit shift register (SR) ring, with each unit controlling one current element group. 
Starting from the all-zero state, one of the SR units is selected as the index point by the 
decoders shown in Figure 5.6, and a logic T is continuously pumped into this unit. Then, 
each time the DDEM control clock CLKx advances, one more SR unit is set to T. Thus, the 
DAC outputs a monotonie 512-step ramp if each group is totally controlled by the associated 
SR unit. In reality, with the aid of control signal selection logic, finer voltage steps are 
obtained by using a 3-bit ramp control to increasingly turn on the 8 current elements inside 
each group during the first CLKx cycle with its SR unit set to high. 512 ramps are obtained 
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by changing the index point with the decoders. The operation here is equivalent to that 
described in Figure 2.5. 
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FigUre 5.7 Detail of DDEM DAC structure 
2) Current Source Element 
As a benefit of the DDEM technique, careful matching of current source elements is not 
necessary. Minimum-sized current elements can be used such that the DAC can be designed 
in a digital manner. However, it is critical to minimize the systematic output errors, while the 
DDEM technique takes care of the random errors. Two methods help reduce the systematic 
errors: 1) differential output pair to cancel even-order errors, 2) inversed output sequence to 
cancel even-symmetrical, nonlinear errors. Following these guides, a totally symmetrical, 
current source cell structure is adopted in this design, as shown in Figure 5.8. Three PMOS 
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transistors, T\-Tj, form the basic current source structure: T\ is the current device with its 
gate connected to a biasing voltage Vr, and 7% and T3 serve as a switch pair. The 4 reference 
switching transistors, T^-T-j, are also shown in Figure 5.8. When the control bit is high, T^'s 
gate is connected to Vh, and 7 3's gate is connected to VI. Since Vh is set to be higher than VI, 
when the control bit is high, the current from the drain of T\ will go through 73 to the lop 
node. Similarly, when the control bit is low, TVs output current will go through 7? to the Ion 
node. This way, the current source functions symmetrically when the control bit signal is set 
between high and low. Two external resistors, Rp and Rn, are connected to lop and Ion, 
respectively. The current from lop/Ion will be collected on Rp/Rn, and the voltage difference 
across Rp and Rn serves as the output voltage. 
Figure 5.8 Improved current steering element structure 
Simulation shows that the settling error of the current source in Figure 5.8 is less than 0.02%, 
within 5ns. Actually, the settling errors can also be handled by the DDEM algorithm. Hence, 
Bit Control 
1  
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the DDEM DAC can be operated at a very high speed (up to hundreds of MHz) as a result of 
the simple structure and small device size. Still, to maximize the speed, the two reference 
voltages Vh and VI should be set properly. The difference between Vh and VI should be 
chosen carefully such that when the control bit signal changes, the current from T\ can be 
almost totally switched to either T2 or T3, while during switching all three transistors Ti-Tj 
will stay in the saturation region. The appropriate values for Vr, Vh, and VI can be found 
through transistor-level simulation. 
In addition, to make the output nonlinear error sequence symmetrical (note that the inversed 
output sequence cannot cancel non-symmetrical nonlinear errors), a star-shaped power 
supply routing, as shown in Figure 5.9, is adopted such that the distances from all the current 
elements to the VDD pad are roughly the same. 
Bit Control 
Ion lop 
.PAD VDD 
VDD Metal 
Figure 5.9 Star VDD of current source element array 
3) Layout 
In the first DDEM DAC design, a spiral-shaped layout was used to achieve a good 
"averaged" DAC. However, this layout strategy does not bring any benefit to the output 
distribution of the DDEM DAC. It has been shown that this layout scheme is vulnerable to 
gradient errors and that systematic error compensation is required after fabrication. 
In the second design, the simple but effective layout strategy introduced in Section 4.2 is 
adopted. All the 4096 current source elements are divided into 512 groups that are placed in 
8 columns with 64 groups in each column. All 512 groups are numbered following the 
strategy stated in Section 4.2, as shown in Figure 4.6. 
5.4 Second DDEM DAC Experimental Results 
The 12-bit DDEM DAC was fabricated in the same 0.50-pm standard CMOS process as the 
first one. The core die size is 1.5mmmmxl.4mm=2.1mm2. The die photo is shown in Figure 
5.10. The power supply voltages are 5V for both digital and analog parts. When driving the 
22-ohm resistance loads, the differential output range is -1.1-1.1 volts. The actual output 
range can be tuned by changing the resistance loads or the biasing voltage. 
The DDEM DAC was tested on a Credence Electra IMS (Integrated Measurement System) 
tester. The tester provides the power supply, biasing, reference voltages, RESET signal, two-
phase non-overlapping clocks, and 9-bit DDEM iteration control signals. The output voltage 
across Rp and Rn is sampled using an 18-bit digitizer. When the DDEM DAC was clocked at 
100MHz, neat ramps can be observed from the oscilloscope. However, the DDEM DAC 
output was only measured using 1MHz clocks due to the speed limitation of the high-
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resolution digitizer. The DDEM DAC's output samples under the total 512 iteration control 
codes were measured. 
Figure 5.10 Die photo of the second DDEM DAC 
Figure 5.11 shows that without DDEM, the original 12-bit DAC has an INL error of 2.3 
LSBs, which means that the original DAC is about 10-bit linear. The transition point pT in 
(4.8) is about 64. By (4.8), the DDEM DAC is expected to have an equivalent linearity of 
about 15.5 bits when p=512 by the following calculation 
neq ~ENOBDAC +log2 pT - l + 0.51og2(p/pr) = 9 + 6-1+ 1.5 = 15.5 
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Figure 5.11 INL[fc] of the original 12-bit DAC (experimental) 
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Figure 5.12 ADC INL[fc] test curves using 12-bit DDEM DAC (experimental) 
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To evaluate the DDEM DAC performance, the measured DDEM DAC output samples were 
used as the stimulus source to test simulated 14-bit ADCs. As done previously, the estimated 
INL[fc] curve using the DDEM DAC was compared to the ADC true INL[fc] curve, and the 
difference is the ADC test error. The result for one ADC test is shown in Figure 5.12. The 
INL[fc] estimation error is bounded by ±0.3 ADC LSB, which means that the DDEM DAC 
has an equivalent linearity of about 16 bits ( 14-log2 0.3 = 15.7 ). Note the previous 
calculation gives n =15.5. The actual test performance matches the theoretical prediction 
by (4.8). 
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Figure 5.13 ADCs' true INL vs. estimated INL (experimental) 
To verify the robustness of the DDEM DAC performance, the measured DDEM DAC was 
used to test 100 simulated 14-bit ADCs with different amounts of INL errors. The estimated 
ADC INLs, using the DDEM DAC as test stimulus source versus true ADC INLs, are shown 
in Figure 5.13. The ADC INL estimation errors (defined as the estimated INL minus the true 
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INL) range from -0.16 to 0.24 ADC LSB, all within l A  LSB at the 14 bit level for 100 parts. 
The error amount indicates that the DDEM DAC has achieved 16-bit performance in ADC 
linearity testing and the performance is robust. 
It should be emphasized that the 16-bit linearity performance was achieved from an original 
10-bit linear DAC. Table 1 provides a comparison between this work and other on-chip 
stimulus sources for ADC test in the literature. Only those having experimental results are 
listed in this table. As can been seen, this new DDEM DAC outperforms any previously 
reported on-chip stimulus source by 5 bits. Since this DDEM DAC design is a "digital" 
DAC, it can be scaled down easily for newer technologies. Compared to other source 
generators, this new DDEM DAC is very die area efficient. 
Table 5.1 Performance comparison 
Source 
Generator Year 
Source 
Type 
Die Area & 
Technology Performance 
2nd DDEM 
DAC 2005 
DDEM 
DAC 
2.1mm2@ 
0.5pm CMOS 
16 bits 
1st DDEM 
DAC [10] 2004 
DDEM 
DAC 
0.4mm2 @ 
0.5pm CMOS 
12 bits 
B. Provost 
et. al. [4] 2003 
Linear 
Ramp 
0.18mm2@ 
0.18pm CMOS 
11 bits 
C. Jansson 
et. al. [14] 1994 
Linear 
Ramp 
N/A @ 
2pm CMOS 
8 bits 
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Chapter 6 Segmented DDEM 
The basic DDEM technique is applied on thermometer-coded (TC) current steering DACs. 
However, it will be difficult to implement TC DACs when the resolution goes high. To 
overcome this problem, two techniques based on the basic DDEM technique are proposed as 
solutions. With these techniques, the ADC BIST cost can be further reduced by using simpler 
circuit structures. In this chapter, the Segmented DDEM approach will be presented. [11] 
6.1 Method Description 
For an n bit current steering DAC, we can divide the n bits to two parts: n= nM+nL, in which 
nM represents the more significant bits and nL the less significant bits. If we let NM = 2"M and 
NL = 2"L, we have N  -  2" = N M  - N L .  For a DAC input code k, we can break it up as 
follows: 
k  -  k M  N L + k L  
^ 0  < k  <  N  - 1 ,  ^  
0< k M  < N M  -1, 
^<^<#2.-1 v 
(6.1) 
To get the analog signal corresponding to k, we can obtain the analog signals corresponding 
to and kL with different respective weights first and then combine them together. To 
implement this, we can use a MSB current source array to generate k\i and a LSB current 
source array to generate kL. Here, the MSB and LSB array have Nm-1 and A^-l current source 
elements, respectively, and the weight of each MSB array element is NL times that of a LSB 
array element. This is termed the segmented-thermometer-coded (STC) DAC structure. A 4-
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bit STC current steering DAC is shown in Figure 6.1 as an example. In this example, re=4, 
n.M=nL=2 and NM=Nl,=4. 
SIN S2M S3 SLL 
X/ 
S2L 
X/ 
S3l| 
X/ 
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MSB array LSB array 
VOUT 
Figure 6.1 4-bit segment coded current steering DAC structure 
To implement the DDEM for a STC DAC, we only need to apply DDEM to both the MSB 
array and the LSB array simultaneously. We add one extra current source element for both 
the MSB and LSB array; then, the MSB array has Nm current source elements, and the LSB 
array has NL currents source elements. Suppose now that the DAC input code is 
k = kMNL + kL and that each code needs to havep output samples. To generate each output 
s a m p l e  f o r  a  c o d e  k ,  t h e  D D E M  m e t h o d  p i c k s  k M  c u r r e n t  s o u r c e s  f r o m  t h e  M S B  a r r a y  a n d  k L  
current sources from the LSB array by applying DDEM switching scheme to the MSB and 
LSB arrays, respectively. Figure 6.2 illustrates the current source switching scheme for 8-bit 
STC DAC. In this example, we have nL-nM=4 and Nl=Nm=16. For each input code k, 2 
samples are output. In Figure 6.2, &=191=llx./Vi+5; hence, kM= 11 and kL=5. For the first 
output sample, are selected from the MSB array, and iu-iis are selected from the 
LSB array; for the second output sample, z'm9~z'mi6 and z'mi~zm3 are selected from the MSB 
array, and Id-ilu are selected from the LSB array. 
= 16i M  ( j  =1,...A6 d = l,...Jl6) 
MSB array LSB array 
(a) 1st output when £=191 
111 
W6 
16Im 0 =1, - A6 cf = l,.„A6) 
(b) 2nd output when *=191 
Figure 6.2 DDEM switching of an 8-bit STC DAC 
We use i M  j  (  j  =  ) to represent the /h current source element out of the total N M  
elements of the MSB array and i L j  (  j  =  1,..., N L  ) to represent the/h current source element 
out of the total N L  elements of the LSB array. Each DAC input code k  has p  output samples. 
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Let's define q M  =  N  M  /  p  and q L = N L / p .  Each output for a given k is the summation of the 
selected kM MSB current elements and kL LSB current elements. The cfh current summation is 
denoted by Id[k] . We have: 
^L^M,(d-\)qM+i +^i'-L,(d-l)qL+j d 1 ,-..,p (6.2) 
M j=i 
The average of p  samples is denoted by /[A]. 
p f *--- b. \ 
(6.3) +2>V. 
p d=1 )lL + j v 7=1 7=1 
The static performance of the segment-coded DAC with DDEM will be evaluated based 
on Id [&] and /[A:], as we did to the basic DDEM DAC. 
6.2 Performance Evaluation 
In this section, we show that the "averaged DAC" of a STC DAC using DDEM approach has 
a DC transfer curve that approaches a straight line, or, equivalently, we show that the INL of 
the averaged DAC is very small. We also show that the performance degradation due to the 
segmented structure is limited to an acceptable range. 
For the STC DAC, we suppose the desired value for all the MSB array elements is im, while 
the desired value for all the LSB array elements is iio. Due to process and other variations, 
the actual value of each current source is given by: 
* M J  ~  £ M , j  )  U  ~  I ' 1 " '  N  M  )  
h , j  = i L o O -  +  £ L , j )  ( ; '  =  1 , . . . , N £ )  
We assume that each MSB array element is just the combination of N L  current source 
elements that are used to build the TC DAC in Chapter 2 and that the LSB array elements are 
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identical to the current source elements used in the TC DAC. Then, ideally, Z'MO=M* Z'LO, and 
then each eM • ( j - ) is independent and has an identical Gaussian distribution. 
j i-i-d. N 
. nl . 
(6.5) 
The standard deviation of each LSB array element is still a2. However, by careful layout 
design and good matching technique, we can make the relative error between the LSB and 
MSB array elements quite small. We can then approximate to the following equations: 
NL I NM 
Z'lj =— Z1' 
>1 nm j=1 
'MJ (6-6) 
(6-7) 
7=1 M j=1 
If we can make better matching, we can even have: 
Y e  ~  N l  Y  C  
where NL = p-qL& qLis small 
Equation (6.8) is only valid when the MSB and LSB arrays are well matched. Good matching 
can be achieved by the post-fabrication calibration affordably. For instance, we can tune the 
reference voltages for the MSB and LSB arrays accordingly. Although not included in this 
analysis, a small amount of mismatching error can be tolerated, as shown in the simulation 
results presented in the next section. 
For the DDEM STC DAC, we can use the output current instead of voltage in all our 
computations, since Rf is a constant factor and can be taken out of the derivations. We 
define the fit line based on the two code end points: 0 and N. The corresponding output for 
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the input code 0 for the STC DAC is 0. We assume the output current for input code N  is 
obtained when all the Nm MSB current sources are switched. This output is given by: 
^[^V] -~ZzV.I j=l j=l 
Then, the LSB of the DEM segment coded DAC is given by: 
(6.9) 
N  N  N %  
(6.10) 
M 7=1 
1 ri 
It can be verified that zL £mj *s Gaussian and that 
N M 7=1 
(6.11) 
The fit-line of the DEM DAC is then given by: 
k ^ 
1  f u  [ & ]  =  & '  L S B  =  k i L 0  +  i L 0  —  /  ,  £ m  ,  (6.12) 
M 7=1 
Based on the fit line, we now compute the INL of the DDEM STC DAC. When the input 
code is k-kMNL+kL, in which kM =tMqM+sM and kL =tLqL+sL , the averaged DAC 
output current for code k is given by: 
1 l [ k ]  =  k - i L 0 + i M 0  
P 
t M -2X,+ 
V 7=1 d-1 j=1 
+ 
+  1  1 
f  N,  
L0 
P *L \ 
(6.13) 
V 7=1 d=1 j=1 
Subtracting it by the corresponding fit line point yields: 
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INL[k] = l[k]-Ift[k] 
M  0  
P sM 
\ 7=1 d =1 ;=1 
f jV, 
+ 
+  ' l o ~  
p 
' X f M + 'X X fi.,(rf-l)9t + 7 V J=1 d=l j=l y 
- I  L  0  -2>„, 
M 7=1 
hoN L 
1 S, 
y 
£î> M 
+ Z LO J_ P 
Z 
M ,(d-\)qu+j 
d=1 7=1 
W, P 5L 
Af •i £• M rf=l 7=iM +1 M ,(d-\)qu+j 
\ 
h  "5X, +'SZ^urf-D^+y 
V 7=i rf=i 7=i y 
*L 
N M 7=1 
If we apply (6.7) and (6.8) to (6.14), the second part of (6.14) is equal to 0. 
The distribution of the normalized I N L [ k ]  is then given by: 
HlBL,v(O,A<72) 
(6.14) 
where A  =  N ;  P s ,  
W, 
- + 
V ^ M  J  
sm ) 
N ,  
=  N l 
S M  ( Q M  )  
P<1M 
(6.15) 
Note that (6.15) is valid only when the MSB and LSB arrays are well matched. The variance 
of I N L [ k ]  may be larger than expressed in (6.14) due to the mismatch. 
From (6.15), we can also estimate where and how much we expect the maximum deviation 
from the fit line to be. The variance of I N L [ k ]  reaches its maximum value at sm= V i q w -  Using 
this value for sm and iL0 as 1 LSB, the largest standard deviation pf INL(k) is: 
-, 4 P 2  
(6.16) 
Comparing with the result obtained for a TC DAC in Chapter 2, we find that the result 
obtained there agrees with (6.16). Thus, if the MSB and LSB arrays match, the STC structure 
achieves the same performance as the TC structure. The benefit is that the circuit complexity 
is greatly reduced, since fewer current sources and switches are required to implement 
DDEM. For example, an 18-bit TC DAC requires more than 250,000 current sources, 
switches, and switch control units, while an 18-bit STC DAC with NM = NL needs only 1024. 
The switching complexity is also reduced considerably by having only to control 512 
switches on each array rather than 250,000. To ensure LSB and MSB matching, a calibration 
scheme can be employed to adjust the LSB array values by tuning the biasing voltages before 
the DAC is used. 
6.3 Simulation Results 
For the following simulation results, the ADCs have 16-bit resolution while the STC DACs 
have 18-bit resolution. The simulated ADCs have various INL errors. The original DACs 
have an ENOB much less than 18 bits, since there are large mismatching errors for the 
current elements inside the MSB and LSB arrays. A 1% mismatching error between the LSB 
and the MSB arrays was included. For a real segmented DAC, this matching error can be 
easily tuned below the 1% level with the post-fabrication calibration. To simulate the actual 
test environment, noise was also added to the DAC output; this noise could be as big as ± 3 
LSBDAC-
Figure 6.3 shows the INL distribution of the 1000 simulated ADCs. A STC DAC with an 
original INL equal to 38 LSB is simulated, which means that the actual DAC linearity is less 
than 12 bits. The DDEM approach is then applied to this DAC and the outputs are sent to the 
ADCs. We estimate the INL for each ADC based on the histogram with these inputs and 
calculate how much it deviates from the true ADC INL. The results are shown in Figure 6.4. 
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Flash ADC INL [LSB] 
Figure 6.3 INL distribution for 1000 flash ADCs 
_ 80 
Error in the INL estimation [LSB] 
Figure 6.4 INL estimation error distribution using a DDEM STC DAC 
Using the DDEM STC DAC, the error in the INL estimation is between -0.39 and 0.2 LSB. 
The performance degradation compared to the TC DDEM DAC may be attributable to LSB 
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and MSB matching errors. The estimation degradation is only a factor of 2, while the area 
and complexity was significantly reduced. 
The resultant structure is suitable for BIST applications. In that case, each ADC has a 
particular DAC to test it. Then, 1000 pairs DAC-ADC are simulated. The DACs have the 
same errors as before, while the ADCs used have an ENL distribution, as shown in Figure 6.5. 
As can be seen, the ADCs to be tested are actually 16-bit linear, since their INL is not bigger 
than VI LSB in most of the cases. The DACs used for the testing have linearity of 12 to 13 
bits without DDEM, which is actually 3 bits less than the linearity of the DUT. 
120 -i 
Flash ADC INL [LSB] 
Figure 6.5 INL distribution for 1000 accurate ADCs 
Figure 6.6 shows the simulation results for the 1000 DAC-ADC pairs. We can see that the 
estimated INL has an error of less than VI LSB for a majority of the cases. This test verifies 
that the technique is suitable for BIST applications. 
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Figure 6.6 INL error estimation for DDEM STC DAC and ADCs 1000 pairs 
To verify the robustness of the proposed Segmented DDEM technique as a test tool, we 
simulated 1000 ADCs with INL around 0.5 LSB. The DAC used to estimate the ADCs' INLs 
has an INL equal to 38 LSB and p= 128. Assume that the ADCs need to have less than 0.8 
LSB INL to comply with their specifications, so the testing boundary to say that a part is a 
good one is below 0.8 LSB. The parts that have INL between 0.8 and 2 LSB are classified as 
"not so good" (NSG) parts and can be still marketed as less accurate parts. We can see in 
Figure 6.7 that although some good parts are tested as NSG ones, there are no NSG parts 
classified as good ones, which means that the customer will not receive a deficient part. 
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Figure 6.7 DDEM STC DAC used for 1000 accurate flash ADCs 
Now let's summarize Chapter 6. In this chapter, the Segmented DDEM approach is 
introduced. Both theoretical analysis and simulations were used to validate the new DDEM 
architecture for testing ADCs. The architecture is suitable for BIST applications because it 
requires less area and uses a simpler switching scheme. The performance of the new DDEM 
STC DAC is similar to the simple DDEM DAC presented in previous chapters, while the 
hardware requirement is greatly reduced. 
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Chapter 7 Dither Incorporated DDEM 
The Dither Incorporated DDEM (DiDDEM) is another approach based on the basic DDEM 
technique by which simpler circuit structure than that used in the basic DDEM approach can 
be adopted as ADC BIST stimulus sources. 
7.1 Method Description 
Similar to the DEM technique, dither is also a technique widely used in ADC design and 
application to improve the output performance statistically. [33] In this work, we adopt the 
dither technique in the test application as the DDEM case. 
Before introducing the new approach, the DDEM DAC will be reviewed briefly in this 
section. An «-bit DDEM DAC has a total of 2" current sources. Let N=2n. Use 
i j  (  j  =  1  t o  r e p r e s e n t  t h e  / h  c u r r e n t  s o u r c e  e l e m e n t  o u t  o f  t h e  t o t a l  N  e l e m e n t s .  L e t  p  
denote the DDEM iteration number, p  represents the number of samples to be generated for 
each DAC input word k. Define q=Nlp. The Cyclic DDEM switching scheme is applied to 
the current elements, as presented in Chapter 2. 
According to theoretical analysis, if a DAC has an effective number of bits (ENOB) of henob, 
then with the DDEM approach, the DAC can achieve test performance comparable to a linear 
DAC, with M£NOB+log2P bits resolution, when p is small, as shown in (4.8). Equation (4.8) 
also shows that when p is larger than a transition value pT, the test performance increases 
only by a half bit if p doubles. 
The DDEM approach greatly relaxes the stimulus requirement for ADC test. With the new 
technique based on the DDEM approach proposed in this chapter, the stimulus requirement 
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can be further reduced. In this technique, one low-resolution DDEM DAC and one low-
resolution dither DAC are combined to provide the stimulus signals to the ADC under test as 
shown in Figure 7.1. We term the new approach as the Dither Incorporated DDEM 
(DiDDEM). 
Assume we have one DDEM DAC with «i-bit resolution and one dither DAC with «2-bit 
resolution. The DDEM iteration number is p. As we know, the DDEM DAC has two control 
words, one is the input code (denoted as &,), and the other is the DDEM iteration code 
(denoted as d). We denote the output from the DDEM DAC as 
Vx[k\,d\(1 <kx <Nl&\<d< p,/V, =2"'). Denote the dither input code as k2, and the output 
from the dither DAC as V2[k2] (1 <k2 <N2,N2 = 2"2). The dither DAC s output is attenuated 
by a factor a and then added to the DDEM DAC s output. If the maximum outputs of the two 
DACs are V\m and V2m, respectively; nominally, a is given by: 
VnoEMlkudi 
DUT 
(ADC) 
Dither 
Dither 
DAC 
k, DDEIV 
Figure 7.1 DiDDEM DAC for ADC test 
(7-1) 
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The summation output serves as the stimulus to the ADC under test. It is clear that the final 
DAC output has 3 control words: k\, d, and We denote the combined output as V[k\,d,k2\. 
Without repeating the control words, the DiDDEM DAC can have N\*p*N2 output samples. 
7.2 Output Distribution 
We use the output of the DiDDEM DAC as the stimulus to the ADC. The test performance is 
determined by the distribution of: 
V [ k t , d , k 2 ]  ( l < k l < N ] , l < d < p & l < k 2 < N 2 )  
In the following, the test error will be evaluated by estimatinge ( V t )  defined in (1.3) for any 
voltage V, in [Vmin, VWx]. 
First, let's briefly review the DDEM DAC output distribution. For the purpose of clarity, 
some equations in Chapter 4 are rewritten here with changes on the subscripts. Another 
important difference we should point out is that the quantization error effect will be ignored 
in the following analysis. This is partially justified by the fact that the incorporation of the 
dithering technique allows for further reduction in the DAC apparent resolution as well as 
the DDEM iteration number p. Since p will stay relatively small, the total effect of 
quantization errors will be dominated by the DAC nonlinear!ty. In the unlikely case when a 
relatively high-resolution DAC is designed and a large iteration number p is used in DDEM 
together with dither incorporated, the following derivation should be modified in a similar 
way as we did in Chapter 4 to accommodate for the effect of quantization errors. 
The DDEM DAC has N \  current elements z'y (j  = l,...,AfJ. Let i N + j  = z'y ( j  =  1,.., iV,), then 
virtually we have 2N\ current elements ,iN^,...,i2Ni. 
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Let V,[0] = 0 and VJ/:, ] = ./?,-. -^zV (&, =1,...2W1)' which i?c is the output resistance of the 
j=l 
DDEM DAC. Note that the first half of the sequence is the output voltage sequence of a 
regular ni-bit DAC. Let Vlm = VJAfJ. Vlm is the maximum output of the DDEM DAC. Define 
Now define INL and DNL for the DDEM DAC. Let 
I N L 1 [ k i ]  =  { V 1 [ k 1 ] - k i  •  L S B l  ) / L S B l  ( k l  =0,.„,2JV1) 
and DM1[jk1] = (V1[jk1]-V,[jfc1 - l ] - L S B 1 ) / L S B l ( k 1 = l , . . . 2 N l )  
With DDEM cyclic switching sequence, the DAC outputs p ramps. Let q=N/p. The c f h  
k+q(d-1) 
(1<J< p )  ramp is given by R c  •  ^ z'y ( k  =  , which is equivalent to: 
j=l+q(d-l) 
{V,<") [*, ]}= IV. [*, + qid -1)] - V, [ q { d  - 1)] :  1 <  * ,  <  N , }  
For any V, less than Vlm, let g l d ) ( V t )  denote the number of elements in [ k l ]} that are not 
larger than V,. 
g (,v, ) = |k"' [<•', ] : v,"1 [*,] < V„1 < *, < JV, \. 
Let g m ( V , h f l o o r ( N , - V , / V j  
We have the following approximation for G { D )  ( V ,  )  :  
V  -VW)|P(0)(V )| 
+  ^ ^  d < d < p )  
'i 
^ D N L . l k . + q i d - 1)] (1 <d<p) 
LSBl t1=i 
It is clear that the number of DDEM DAC output samples that are less than v ,  is given by: 
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p  y  p  
d=1 LO£J, d=1 i[=1 
If g(0) (V, ) = q • t + m (0 < m < q,0 < t < p,t & m e Z), finally, we have: 
y P m 
S(V' ) = ? 77T - E E DM-. [fr, + -1)1 
A-O-D] rf=i k,=1 
(7.2) 
Now look at the output of the DiDDEM DAC. We denote the «2-bit dither DAC output 
sequence as {V2[&2] : 1 < k2 < N2} . Let V2m =V2[N2] .We can also define INL[k] and 
DNL[k] for the dither DAC. 
The DiDDEM DAC output is expressed as V[fc,, d , k 2 ] -  V x [ k x , d ]  +  a V 2 [ k 2 ] .  
The maximum output of the combined DAC is: 
For any V, less than Vm, let h{Vt ) denote the number of output samples that are not larger 
thanV,. 
h<Y,) = | ty[k„d,k2Y.V[kx,d,k2}< Vj 
By definition, h(Vl ) = ^ g(V, - aV2 [/c2 ] ) .  
Substitute (7.2) into it, and we have: 
(7.3) 
in which is given by g (0> (V, - a V 2 [ k 2 ] )  =  q - t k ^  +  m k ^ .  
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There are 3 items in (7.3). The first item is the linear part and the second is a fixed value for 
any Vt. The third item contains the nonlinearity with respect to V,. Let hc (Vt ) denote this 
nonlinearity and change the summation order. 
p N-, mk2 
Kty,) = -'£Y2.DNL-Ilk, +?(</-1)1 
d=1 k2=^kl=\ 
(7.4) 
Let 
h,AV,) = T.'£DNL,[kt+q(,d-l)] 
k2~ 1*| =1 
(7.5) 
If the dither DAC is ideal, then m k  will be values taken from 1 to q  when k i  varies. Each 
number from 1 to q  will be taken by r0 - times. Then 
q  
m-1 
h,AV,) = t. r„2DNL,[k,+g(d-VI 
\ *.=1 
(7.6) 
With the non-ideal dither DAC, the r 0  in (7.6) should be replaced by r 0  +  r e [ m ] , in which 
mN2 / q 
r
e [ m ]  ~  2 ^ D N L 2 [ k 2 ]  
k2~(m-\)N2 /9+1 
Then we have: 
'( mN2lq V x 
m=I  ^ k2-<,m-i)Nj/q+l Jkx =1 
(7.7) 
If the standard deviations of the DDEM DAC and dither DAC DNL[k]'s are cr, and o2, 
respectively, the variance of hed(Vt)is given by: 
t k ^ a i  
v*=i y y 
_ (g + l)cr^2^ 
' 
= 2 " 
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The variance for he(Vt)is: 
V a r e ( V t )  =  p - V a r e d ( V t ) « Nl<Tl^2°2 (7.8) 
The normalized h e ( V t )  standard deviation is given by: 
^ = slVare(CV,))/{NiPN2 )  =  • j N 2 / 2 a 2 / { N l P N 2 )  
Also, we usually have: 
0 ,NLiA =V^1/2CT1 and(7/,VL12 = T ] N 2 / 2 ( T 2.  
If 
"bvobi = log2-^andnmoB2 = log, , then 
°lNLk i °"W42 
log, — log, p + nENOm + nENOB2 — 0.5. 
We may ignore this -0.5, and the test performance of the DiDDEM DAC will be equivalent 
to that of a DAC with ENOB equal to: 
nENOB ~ log, p + nEN0Bj + nEN0B, (7.9) 
In real situations, the test performance is expected to be slightly lower than that given in 
(7.9) due to other non-major non-idealities not included in this analysis. 
7.3 Simulation Results 
The test performance using the proposed DiDDEM DAC is verified by simulation. In the 
simulation, the DDEM DAC is a 9-bit DAC, and the dither DAC is a 6-bit DAC; both have 
the same current element distribution with a normalized standard deviation equal to 0.1, 
which means that the mismatch can be up to about 30% if we count the 3a range. The 
DDEM iteration number p is 64. The simulated ADCs under test are 14-bit ADCs. The 
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estimated INL[k] and INL with the DiDDEM DAC as the test stimulus are compared to true 
INL[k] and INL. The differences are the test errors using the DiDDEM DAC. 
Figure 7.2 depicts the ADC true INL[k], estimated INL[k] curves and estimation error from a 
single simulation. The simulated DDEM DAC has an INL of 1.89 LSB at the 9-bit level, and 
the dither DAC has an INL of 1.16 LSB at the 6-bit level, so riENOBi+nENOBi = 12 bits. 
According to (7.9), the expected performance is n£AroBi+M£/voB2+log2P= 18 bits. In simulation, 
the ADC true INL is 3.15 LSB, and the estimated INL is 3.25 LSB. INL estimation error is 
only 0.1 LSB. The maximum INL[k] estimation error is 0.3 LSB at the 14-bit level. So, the 
test performance is at about the 16-bit level. The actual achieved test performance is 
comparable to that predicated by (7.9). 
ADC True INL[k] 2 
0 
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2000 4000 6000 8000 10000 12000 14000 16000 
ADC Estimated INL[k] 2 
0 
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2000 4000 6000 8000 10000 12000 14000 16000 
ADC INL[k] Estimation Error 
I I I I I I I L—I 
2000 4000 6000 8000 10000 12000 14000 16000 
Figure 7.2 ADC true & est. INL[k] and estimation error using DiDDEM 
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To verify the robustness of the DiDDEM approach, 100 DiDDEM DAC s are simulated to 
test 100 ADCs. The simulation setting is the same as previous. Figure 7.3 shows the 
estimated INL versus the true INL curve for these 100 DAC-ADC pairs. The maximum INL 
estimation error (estimated INL - true INL) is 0.42 LSB, and the minimum error is -0.15 
LSB. First, the errors are quite small, which means the DiDDEM approach is robust. 
Secondly, the lower bound (-0.15) is adequately small, which means there is almost no risk 
of underestimating ADC's INL with the DiDDEM DAC. This merit is critical for real test, 
since it can guarantee no "bad" parts are delivered as "good" parts. 
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Figure 7.3 Estimated INL vs. true INL for 100 ADCs 
In this chapter, a new dither-incorporated deterministic dynamic element matching 
(DiDDEM) approach has been proposed for high-resolution ADC test using extremely low-
resolution DACs. With this approach, the outputs of a DDEM DAC and a dither DAC are 
estimated INL vs true INL for 100 ADCs 
f=x curve 
combined and serve as the stimulus to the ADC under test. Theoretical analysis shows that 
the test performance of a DiDDEM DAC is equivalent to that of a linear DAC, with ENOB 
equal to the summation of the DDEM DAC ENOB and dither DAC ENOB plus log2p, where 
p is the DDEM iteration number. Simulation results show that the actual test performance is 
comparable to the theoretical prediction. The robustness and reliability of this approach have 
also been verified by simulation. 
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Conclusions 
Cost-effective stimulus sources have been viewed as a bottleneck for BIST of ADCs, 
especially those deeply imbedded in SoCs. In this work, the Deterministic Dynamic Element 
Matching (DDEM) technology is presented as a solution to this problem. It has been shown 
through rigorous theoretical analysis, simulation results, and experimental verification that 
this DDEM approach can be applied on low-resolution/low-linearity current steering DACs 
to provide stimulus sources for the high-resolution ADC test. The robust performance and 
low implementation cost make the DDEM DAC an efficient on-chip solution to testing high-
resolution ADCs and, consequently, an enabling technology for BIST of SoCs. 
The major contributions of this work include: 
1) Theoretical analysis of DDEM performance as an ADC test stimulus source 
It is shown from the statistics viewpoint that the DDEM DAC has a flat output PDF. Then, a 
direct inspection on DDEM DAC's output voltage samples rigorously shows that the DDEM 
DAC equivalent linearity is given by 
in which ENOBDAC is the original DAC raw linearity, p is the DDEM iteration number, and 
pT is a transition value determined by the DAC element distribution property. 
2) DDEM parameter optimization 
Directed by the theoretical analysis, DDEM performance optimization has been made with 
the aid of numeric simulations. 
ENOBDAC +log 2p 
NEQ ~ J  E N O B D A C  + l o g 2  p T  —  I  P = PT 
ENOBDAC + log2 p T  -1 + 0.5log2 ( p / p T )  p >  p T  
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3) Systematic design approach of DDEM DAC 
Guided by the insight obtained from the analytical analysis, a systematic approach for cost-
effective DDEM DAC design is developed. 
4) Design and testing of 2 DDEM DACs 
o First generation: an 8-bit DDEM DAC. With DDEM, this 8-bit DDEM DAC (less 
than 5-bit linear without DDEM) can achieve 12-bit equivalent linearity after 
systematic error compensation. The performance is already better than any on-
chip linear ramp generator in terms of ADC test performance in the literature, 
o Second generation: a 12-bit DDEM DAC. This design is an improved version of 
the 8-bit one. 16-bit equivalent linearity has been achieved, although the original 
linearity is only less than 10 bits. This outperforms any linear ramp generator by 5 
bits. 
5) New ADC test techniques based on DDEM 
o DDEM on segmented thermometer-coded DAC is proposed by collaborating with 
Beatriz Olleta. The STC DDEM DAC gives a performance comparable to the 
basic DDEM DAC, while the die size requirement is largely reduced. 
o Dither incorporated DDEM ADC is proposed to use extremely low-resolution 
DACs to test high-resolution ADCs with a robust performance. 
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